



# PIC16FR6X

## 8-Bit CMOS *FlexROM*™ Microcontrollers

### Devices included in this data sheet:

- PIC16FR62A
- PIC16FR63
- PIC16FR64A
- PIC16FR65
- PIC16FR65A

### PIC16FR6X Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input  
DC - 200 ns instruction cycle
- Interrupt capability
- Eight level deep hardware stack
- Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options
- Low-power, high-speed CMOS *FlexROM* technology


- Fully static design
- Wide operating voltage range: 2.5V to 6.0V
- Commercial and Industrial Temperature Range
- Low-power consumption:
  - < 2 mA @ 5V, 4 MHz
  - 15 µA typical @ 3V, 32 kHz
  - < 1 µA typical standby current

### PIC16FR6X Peripheral Features:

- Timer0: 8-bit timer/counter with prescaler
- Timer1: 16-bit timer/counter with prescaler. TMR1 can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with period register, prescaler and postscaler
- Capture/Compare/PWM module(s)
- Capture is 16-bit, max resolution 12.5 ns, compare is 16-bit, max resolution 200 ns, max. PWM resolution is 10-bit.
- Synchronous Serial Port (SSP) with SPI and I<sup>2</sup>C™
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

| PIC16FR6X Features                | 62A                  | 63                             | 64A                  | 65                             | 65A                            |
|-----------------------------------|----------------------|--------------------------------|----------------------|--------------------------------|--------------------------------|
| Program Memory ( <i>FlexROM</i> ) | 2K                   | 4K                             | 2K                   | 4K                             | 4K                             |
| Data Memory (Bytes)               | 128                  | 192                            | 128                  | 192                            | 192                            |
| I/O Pins                          | 22                   | 22                             | 33                   | 33                             | 33                             |
| Parallel Slave Port               | —                    | —                              | Yes                  | Yes                            | Yes                            |
| Capture/Compare/PWM Module        | 1                    | 2                              | 1                    | 2                              | 2                              |
| Timer Modules                     | 3                    | 3                              | 3                    | 3                              | 3                              |
| Serial Communication              | SPI/I <sup>2</sup> C | SPI/I <sup>2</sup> C,<br>USART | SPI/I <sup>2</sup> C | SPI/I <sup>2</sup> C,<br>USART | SPI/I <sup>2</sup> C,<br>USART |
| Brown-out Reset                   | Yes                  | Yes                            | Yes                  | —                              | Yes                            |
| Interrupt Sources                 | 7                    | 10                             | 8                    | 11                             | 11                             |
| Sink/Source Current (mA)          | 25/25                | 25/25                          | 25/25                | 25/25                          | 25/25                          |

I<sup>2</sup>C is a trademark of Philips Corporation. SPI is a trademark of Motorola Corporation.



6103201 0015289 662

# PIC16FR6X

## Table of Contents

|     |                                                               |    |
|-----|---------------------------------------------------------------|----|
| 1.0 | General Description.....                                      | 3  |
| 1.1 | Family and Upward Compatibility .....                         | 3  |
| 1.2 | Development Support .....                                     | 3  |
|     | Table 1-1: PIC16FR6X Family of Devices.....                   | 4  |
| 2.0 | PIC16FR62A Device.....                                        | 5  |
|     | Figure 2-1: PIC16FR62A Pin Diagram.....                       | 5  |
|     | Figure 2-2: PIC16FR62A Block Diagram .....                    | 5  |
|     | Table 2-1: PIC16FR62A Pinout Description .....                | 6  |
|     | Figure 2-4: PIC16FR62A Register File Map .....                | 7  |
|     | Table 2-2: PIC16FR62A Special Function Register Summary ..... | 8  |
| 3.0 | PIC16FR63 Device.....                                         | 10 |
|     | Figure 3-1: PIC16FR63 Pin Diagram.....                        | 10 |
|     | Figure 3-2: PIC16FR63 Block Diagram .....                     | 10 |
|     | Table 3-1: PIC16FR63 Pinout Description.....                  | 11 |
|     | Figure 3-3: PIC16FR63 Program Memory Map and Stack.....       | 12 |
|     | Figure 3-4: PIC16FR63 Register File Map.....                  | 12 |
|     | Table 3-2: PIC16FR63 Special Function Register Summary .....  | 13 |
| 4.0 | PIC16FR64A Device.....                                        | 15 |
|     | Figure 4-1: PIC16FR64A Pin Diagrams.....                      | 15 |
|     | Figure 4-2: PIC16FR64A Block Diagram .....                    | 16 |
|     | Table 4-1: PIC16FR64A Pinout Description .....                | 17 |
|     | Figure 4-3: PIC16FR64A Program Memory Map and Stack.....      | 19 |
|     | Table 4-2: PIC16FR64A Special Function Register Summary ..... | 20 |
| 5.0 | PIC16FR65 Device.....                                         | 22 |
|     | Figure 5-1: PIC16FR65 Pin Diagrams .....                      | 22 |
|     | Figure 5-2: PIC16FR65 Block Diagram .....                     | 23 |
|     | Table 5-1: PIC16FR65 Pinout Description.....                  | 24 |
|     | Figure 5-3: PIC16FR65 Program Memory Map and Stack.....       | 26 |
|     | Figure 5-4: PIC16FR65 Register File Map.....                  | 26 |
|     | Table 5-2: PIC16FR65 Special Function Register Summary .....  | 27 |
| 6.0 | PIC16FR65A Device.....                                        | 29 |
|     | Figure 6-1: PIC16FR65A Pin Diagrams.....                      | 29 |
|     | Figure 6-2: PIC16FR65A Block Diagram .....                    | 30 |
|     | Table 6-1: PIC16FR65A Pinout Description .....                | 31 |
|     | Figure 6-3: PIC16FR65A Program Memory Map and Stack.....      | 33 |
|     | Figure 6-4: PIC16FR65A Register File Map .....                | 33 |
|     | Table 6-2: PIC16FR65A Special Function Register Summary ..... | 34 |
|     | Connecting to Microchip BBS .....                             | 37 |
|     | Reader Response .....                                         | 38 |
|     | PIC16FR6X Product Identification System .....                 | 39 |

## 1.0 GENERAL DESCRIPTION

The PIC16FR6X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16FR6X microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16FR6X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The **PIC16FR62A** devices have 128 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus.

The **PIC16FR63** devices have 192 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as a Serial Communications Interface or SCI.

The **PIC16FR64A** devices have 128 bytes of RAM and 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. An 8-bit Parallel Slave Port is also provided.

The **PIC16FR65** and **PIC16FR65A** devices have 192 bytes of RAM and 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as a Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is also provided.

The PIC16FR6X device family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers a power saving mode. The user can wake the chip from SLEEP through several external and internal interrupts, and reset(s).

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

The PIC16FR6X family fits perfectly in applications ranging from high-speed automotive and appliance control to low-power remote sensors, keyboards and telecom processors. The *FlexROM* technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high performance, ease-of-use, and I/O flexibility make the PIC16FR6X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions, and co-processor applications).

### 1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Code written for PIC16C5X can be easily ported to PIC16FR6X family of devices.

### 1.2 Development Support

The PIC16FR6X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer, and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

# PIC16FR6X

TABLE 1-1: PIC16FR6X FAMILY OF DEVICES

| Device                    | Clock                                |                        | Memory              |                  | Peripherals                                |                     |         |                       | Features        |          |                                        |
|---------------------------|--------------------------------------|------------------------|---------------------|------------------|--------------------------------------------|---------------------|---------|-----------------------|-----------------|----------|----------------------------------------|
|                           | Maximum Frequency of Operation (MHz) | Program Memory (bytes) | Data Memory (bytes) | Timer Module(s)  | Serial Ports (SPI/I <sup>2</sup> C, USART) | Parallel Slave Port | IO Pins | Voltage Range (Volts) | Brown-out Reset | Packages |                                        |
| PIC16FR62A <sup>(1)</sup> | 20                                   | 2K                     | 128                 | TMR0, TMR1, TMR2 | 1 SPI/I <sup>2</sup> C                     | —                   | 7       | 22                    | 2.5-6.0         | Yes      | 28-pin SDIP, SOIC, SSOP                |
| PIC16FR63 <sup>(1)</sup>  | 20                                   | 4K                     | 192                 | TMR0, TMR1, TMR2 | 2 SPI/I <sup>2</sup> C, USART              | —                   | 10      | 22                    | 2.5-6.0         | Yes      | 28-pin SDIP, SOIC                      |
| PIC16FR64A <sup>(1)</sup> | 20                                   | 2K                     | 128                 | TMR0, TMR1, TMR2 | 1 SPI/I <sup>2</sup> C                     | Yes                 | 8       | 33                    | 2.5-6.0         | Yes      | 40-pin DIP;<br>44-pin PLCC, MQFP, TQFP |
| PIC16FR65                 | 20                                   | 4K                     | 192                 | TMR0, TMR1, TMR2 | 2 SPI/I <sup>2</sup> C, USART              | Yes                 | 11      | 33                    | 2.5-6.0         | —        | 40-pin DIP;<br>44-pin PLCC, MQFP       |
| PIC16FR65A <sup>(1)</sup> | 20                                   | 4K                     | 192                 | TMR0, TMR1, TMR2 | 2 SPI/I <sup>2</sup> C, USART              | Yes                 | 11      | 33                    | 2.5-6.0         | Yes      | 40-pin DIP;<br>44-pin PLCC, MQFP, TQFP |


All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

Note 1: Please contact your local sales office for availability of these devices.


## 2.0 PIC16FR62A DEVICE

This section provides information on the architecture of the PIC16FR62A. For information on; operation of the peripherals, electrical specifications etc., please refer to the PIC16C6X data sheet.

**FIGURE 2-1: PIC16FR62A PIN DIAGRAM**



**FIGURE 2-2: PIC16FR62A BLOCK DIAGRAM**



# PIC16FR6X


**TABLE 2-1: PIC16FR62A PINOUT DESCRIPTION**

| Pin Name        | DIP, SSOP Pin# | Pin Type | Buffer Type            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------------|----------------|----------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OSC1/CLKIN      | 9              | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| OSC2/CLKOUT     | 10             | O        | —                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.                                                                                                                                                                                                                                                                                                                                                                         |
| MCLR            | 1              | I/P      | ST                     | Master clear reset input. This pin is an active low reset to the device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| RA0             | 2              | I/O      | TTL                    | PORTA is a bi-directional I/O port.<br><br>Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.<br>Slave select for the synchronous serial port.                                                                                                                                                                                                                                                                                                                                                                                  |
| RA1             | 3              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RA2             | 4              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RA3             | 5              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RA4/T0CKI       | 6              | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RA5/SS          | 7              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB0/INT         | 21             | I/O      | TTL/ST <sup>(2)</sup>  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.<br>RB0/INT can also be selected as an external interrupt pin.<br><br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.                                                                                                                                                                                                                                                                                 |
| RB1             | 22             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB2             | 23             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB3             | 24             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB4             | 25             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB5             | 26             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB6             | 27             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RB7             | 28             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC0/T1OSO/T1CKI | 11             | I/O      | ST                     | PORTC is a bi-directional I/O port.<br>RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.<br>RC1/T1OSI can also be selected as a Timer1 oscillator input<br>RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.<br>RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.<br>RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).<br>RC5/SDO can also be selected as the SPI Data Out (SPI mode). |
| RC1/T1OSI       | 12             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC2/CCP1        | 13             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC3/SCK/SCL     | 14             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC4/SDI/SDA     | 15             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC5/SDO         | 16             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC6             | 17             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RC7             | 18             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Vss             | 8,19           | P        | —                      | Ground reference for logic and I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| VDD             | 20             | P        | —                      | Positive supply for logic and I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
2: This buffer is a Schmitt Trigger input when configured as the external interrupt.

**FIGURE 2-3: PIC16FR62A PROGRAM MEMORY MAP AND STACK**



**FIGURE 2-4: PIC16FR62A REGISTER FILE MAP**

| File Address |                          | File Address             |     |
|--------------|--------------------------|--------------------------|-----|
| 00h          | INDF                     | INDF                     | 80h |
| 01h          | TMR0                     | OPTION                   | 81h |
| 02h          | PCL <sub>s</sub>         | PCL                      | 82h |
| 03h          | STATUS                   | STATUS                   | 83h |
| 04h          | FSR                      | FSR                      | 84h |
| 05h          | PORTA                    | TRISA                    | 85h |
| 06h          | PORTB                    | TRISB                    | 86h |
| 07h          | PORTC                    | TRISC                    | 87h |
| 08h          |                          |                          | 88h |
| 09h          |                          |                          | 89h |
| 0Ah          | PCLATH                   | PCLATH                   | 8Ah |
| 0Bh          | INTCON                   | INTCON                   | 8Bh |
| 0Ch          | PIR1                     | PIE1                     | 8Ch |
| 0Dh          |                          |                          | 8Dh |
| 0Eh          | TMR1L                    | PCON                     | 8Eh |
| 0Fh          | TMR1H                    |                          | 8Fh |
| 10h          | T1CON                    |                          | 90h |
| 11h          | TMR2                     |                          | 91h |
| 12h          | T2CON                    | PR2                      | 92h |
| 13h          | SSPBUF                   | SSPADD                   | 93h |
| 14h          | SSPCON                   | SSPSTAT                  | 94h |
| 15h          | CCPR1L                   |                          | 95h |
| 16h          | CCPR1H                   |                          | 96h |
| 17h          | CCP1CON                  |                          | 97h |
| 18h          |                          |                          | 98h |
| 1Fh          |                          |                          | 9Fh |
| 20h          | General Purpose Register | General Purpose Register | A0h |
|              |                          |                          | BFh |
|              |                          |                          | C0h |
| 7Fh          |                          |                          | FFh |
| Bank 0       |                          | Bank 1                   |     |

■ Unimplemented data memory location; read as '0'.

# PIC16FR6X

**TABLE 2-2: PIC16FR62A SPECIAL FUNCTION REGISTER SUMMARY**

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5   | Bit 4       | Bit 3           | Bit 2  | Bit 1   | Bit 0   | Value on: POR BOR | Value on all other resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|---------|-------------|-----------------|--------|---------|---------|-------------------|------------------------------------------|
| <b>Bank 0</b>        |         |                                                                                                |                    |         |             |                 |        |         |         |                   |                                          |
| 00h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |         |             |                 |        |         |         | 0000 0000         | 0000 0000                                |
| 01h                  | TMR0    | Timer0 module's register                                                                       |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 02h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |         |             |                 |        |         |         | 0000 0000         | 0000 0000                                |
| 03h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0     | T $\bar{O}$ | P $\bar{D}$     | Z      | DC      | C       | 0001 1xxx         | 000q quuu                                |
| 04h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 05h                  | PORTA   | PORTA Data Latch when written: PORTA pins when read                                            |                    |         |             |                 |        |         |         | --xx xxxx         | --uu uuuu                                |
| 06h                  | PORTB   | PORTB Data Latch when written: PORTB pins when read                                            |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 07h                  | PORTC   | PORTC Data Latch when written: PORTC pins when read                                            |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 08h                  | —       | Unimplemented                                                                                  |                    |         |             |                 |        |         |         | —                 | —                                        |
| 09h                  | —       | Unimplemented                                                                                  |                    |         |             |                 |        |         |         | —                 | —                                        |
| 0Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |         |             |                 |        |         |         | ---0 0000         | ---0 0000                                |
| 0Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE    | INTE        | RBIE            | T0IF   | INTF    | RBIF    | 0000 000x         | 0000 000u                                |
| 0Ch                  | PIR1    | (5)                                                                                            | (5)                | —       | —           | SSPIF           | CCP1IF | TMR2IF  | TMR1IF  | 00-- 0000         | 00-- 0000                                |
| 0Dh                  | —       | Unimplemented                                                                                  |                    |         |             |                 |        |         |         | —                 | —                                        |
| 0Eh                  | TMR1L   | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 0Fh                  | TMR1H   | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 10h                  | T1CON   | T1CKPS1                                                                                        |                    | T1CKPS0 | T1OSCN      | T1SYN $\bar{C}$ | TMR1CS | TMR1ON  | —       | --00 0000         | --uu uuuu                                |
| 11h                  | TMR2    | Timer2 module's register                                                                       |                    |         |             |                 |        |         |         | 0000 0000         | 0000 0000                                |
| 12h                  | T2CON   | TOUTPS3                                                                                        |                    | TOUTPS2 | TOUTPS1     | TOUTPS0         | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000         | -000 0000                                |
| 13h                  | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 14h                  | SSPCON  | WCOL                                                                                           | SSPOV              | SSPEN   | CKP         | SSPM3           | SSPM2  | SSPM1   | SSPM0   | 0000 0000         | 0000 0000                                |
| 15h                  | CCPR1L  | Capture/Compare/PWM1 (LSB)                                                                     |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 16h                  | CCPR1H  | Capture/Compare/PWM1 (MSB)                                                                     |                    |         |             |                 |        |         |         | xxxx xxxx         | uuuu uuuu                                |
| 17h                  | CCP1CON | CCP1X                                                                                          |                    | CCP1Y   | CCP1M3      | CCP1M2          | CCP1M1 | CCP1M0  | —       | --00 0000         | --00 0000                                |
| 18h-1Fh              | —       | Unimplemented                                                                                  |                    |         |             |                 |        |         |         | —                 | —                                        |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
 Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.  
 Note 2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)  
 Note 3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.  
 Note 4: The IRP and RP1 bits are reserved on the PIC16FR62A, always maintain these bits clear.  
 Note 5: PIE1<7:6> and PIR1<7:6> are reserved, always maintain these bits clear.





# PIC16FR6X

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5 | Bit 4 | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|-------|-------|-------|--------|--------|--------|-------------------------|------------------------------------------------|
| <b>Bank 1</b>        |         |                                                                                                |                    |       |       |       |        |        |        |                         |                                                |
| 80h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |       |       |       |        |        |        | 0000 0000               | 0000 0000                                      |
| 81h                  | OPTION  | RBP0                                                                                           | INTEDG             | T0CS  | T0SE  | PSA   | PS2    | PS1    | PS0    | 1111 1111               | 1111 1111                                      |
| 82h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |       |       |       |        |        |        | 0000 0000               | 0000 0000                                      |
| 83h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0   | T0    | PD    | Z      | DC     | C      | 0001 1xxx               | 000q quuu                                      |
| 84h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |       |       |       |        |        |        | xxxx xxxx               | uuuu uuuu                                      |
| 85h                  | TRISA   | PORTA Data Direction Register                                                                  |                    |       |       |       |        |        |        | --11 1111               | --11 1111                                      |
| 86h                  | TRISB   | PORTB Data Direction Register                                                                  |                    |       |       |       |        |        |        | 1111 1111               | 1111 1111                                      |
| 87h                  | TRISC   | PORTC Data Direction Register                                                                  |                    |       |       |       |        |        |        | 1111 1111               | 1111 1111                                      |
| 88h                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 89h                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 8Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |       |       |       |        |        |        | ---0 0000               | ---0 0000                                      |
| 8Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE  | INTE  | RBIE  | T0IF   | INTF   | RBIF   | 0000 000x               | 0000 000u                                      |
| 8Ch                  | PIE1    | (5)                                                                                            | (5)                | —     | —     | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000               | 00-- 0000                                      |
| 8Dh                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 8Eh                  | PCON    | —                                                                                              | —                  | —     | —     | —     | —      | POR    | BOR    | ---- --pq               | ---- --uu                                      |
| 8Fh                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 90h                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 91h                  | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |
| 92h                  | PR2     | Timer2 Period Register                                                                         |                    |       |       |       |        |        |        | 1111 1111               | 1111 1111                                      |
| 93h                  | SSPADD  | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |                    |       |       |       |        |        |        | 0000 0000               | 0000 0000                                      |
| 94h                  | SSPSTAT | —                                                                                              | —                  | D/A   | P     | S     | R/W    | UA     | BF     | --00 0000               | --00 0000                                      |
| 95h-9Fh              | —       | Unimplemented                                                                                  |                    |       |       |       |        |        |        | —                       | —                                              |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16FR62A, always maintain these bits clear.


5: PIE1<7:6> and PIR1<7:6> are reserved, always maintain these bits clear.

# PIC16FR6X


## 3.0 PIC16FR63 DEVICE

This section provides information on the architecture of the PIC16FR63. For information on; operation of the peripherals, electrical specifications etc., please refer to the PIC16C6X data sheet.

**FIGURE 3-1: PIC16FR63 PIN DIAGRAM**



**FIGURE 3-2: PIC16FR63 BLOCK DIAGRAM**



**TABLE 3-1: PIC16FR63 PINOUT DESCRIPTION**

| Pin Name        | DIP, SSOP Pin# | Pin Type | Buffer Type            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------|----------------|----------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OSC1/CLKIN      | 9              | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| OSC2/CLKOUT     | 10             | O        | —                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| MCLR            | 1              | I/P      | ST                     | Master clear reset input. This pin is an active low reset to the device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| RA0             | 2              | I/O      | TTL                    | PORTA is a bi-directional I/O port.<br><br>Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.<br>Slave select for the synchronous serial port.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| RA1             | 3              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RA2             | 4              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RA3             | 5              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RA4/T0CKI       | 6              | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RA5/SS          | 7              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB0/INT         | 21             | I/O      | TTL/ST <sup>(2)</sup>  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.<br>RB0/INT can also be selected as an external interrupt pin.<br><br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB1             | 22             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB2             | 23             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB3             | 24             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB4             | 25             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB5             | 26             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB6             | 27             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RB7             | 28             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC0/T1OSO/T1CKI | 11             | I/O      | ST                     | PORTC is a bi-directional I/O port.<br>RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.<br>RC1/T1OSI can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output<br>RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.<br>RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.<br>RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).<br>RC5/SDO can also be selected as the SPI Data Out (SPI mode).<br>RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.<br>RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data. |
| RC1/T1OSI/CCP2  | 12             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC2/CCP1        | 13             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC3/SCK/SCL     | 14             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC4/SDI/SDA     | 15             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC5/SDO         | 16             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC6/TX/CK       | 17             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RC7/RX/DT       | 18             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Vss             | 8,19           | P        | —                      | Ground reference for logic and I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| VDD             | 20             | P        | —                      | Positive supply for logic and I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |


Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2: This buffer is a Schmitt Trigger input when configured as the external interrupt.

# PIC16FR6X

**FIGURE 3-3: PIC16FR63 PROGRAM MEMORY MAP AND STACK**



**FIGURE 3-4: PIC16FR63 REGISTER FILE MAP**

| File Address |                          | File Address |
|--------------|--------------------------|--------------|
| 00h          | INDF                     | 80h          |
| 01h          | TMR0                     | 81h          |
| 02h          | PCL                      | 82h          |
| 03h          | STATUS                   | 83h          |
| 04h          | FSR                      | 84h          |
| 05h          | PORTA                    | 85h          |
| 06h          | PORTB                    | 86h          |
| 07h          | PORTC                    | 87h          |
| 08h          |                          | 88h          |
| 09h          |                          | 89h          |
| 0Ah          | PCLATH                   | 8Ah          |
| 0Bh          | INTCON                   | 8Bh          |
| 0Ch          | PIR1                     | 8Ch          |
| 0Dh          | PIR2                     | 8Dh          |
| 0Eh          | TMR1L                    | 8Eh          |
| 0Fh          | TMR1H                    | 8Fh          |
| 10h          | T1CON                    | 90h          |
| 11h          | TMR2                     | 91h          |
| 12h          | T2CON                    | 92h          |
| 13h          | SSPBUF                   | 93h          |
| 14h          | SSPCON                   | 94h          |
| 15h          | CCPR1L                   | 95h          |
| 16h          | CCPR1H                   | 96h          |
| 17h          | CCP1CON                  | 97h          |
| 18h          | RCSTA                    | 98h          |
| 19h          | TXREG                    | 99h          |
| 1Ah          | RCREG                    | 9Ah          |
| 1Bh          | CCPR2L                   | 9Bh          |
| 1Ch          | CCPR2H                   | 9Ch          |
| 1Dh          | CCP2CON                  | 9Dh          |
| 1Eh          |                          | 9Eh          |
| 1Fh          |                          | 9Fh          |
| 20h          | General Purpose Register | A0h          |
| 7Fh          | General Purpose Register | FFh          |

Bank 0                      Bank 1

■ Unimplemented data memory location; read as '0'.

**TABLE 3-2: PIC16FR63 SPECIAL FUNCTION REGISTER SUMMARY**

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5   | Bit 4       | Bit 3       | Bit 2  | Bit 1   | Bit 0   | Value on:<br>POR<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|---------|-------------|-------------|--------|---------|---------|-------------------------|------------------------------------------------|
| <b>Bank 0</b>        |         |                                                                                                |                    |         |             |             |        |         |         |                         |                                                |
| 00h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |         |             |             |        |         |         | 0000 0000               | 0000 0000                                      |
| 01h                  | TMR0    | Timer0 module's register                                                                       |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 02h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |         |             |             |        |         |         | 0000 0000               | 0000 0000                                      |
| 03h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0     | T $\bar{O}$ | P $\bar{D}$ | Z      | DC      | C       | 0001 1xxx               | 000q quuu                                      |
| 04h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 05h                  | PORTA   | PORTA Data Latch when written: PORTA pins when read                                            |                    |         |             |             |        |         |         | --xx xxxx               | --uu uuuu                                      |
| 06h                  | PORTB   | PORTB Data Latch when written: PORTB pins when read                                            |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 07h                  | PORTC   | PORTC Data Latch when written: PORTC pins when read                                            |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 08h                  |         | Unimplemented                                                                                  |                    |         |             |             |        |         |         |                         |                                                |
| 09h                  |         | Unimplemented                                                                                  |                    |         |             |             |        |         |         |                         |                                                |
| 0Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |         |             |             |        |         |         | ---0 0000               | ---0 0000                                      |
| 0Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE    | INTE        | RBIE        | T0IF   | INTF    | RBIF    | 0000 000x               | 0000 000u                                      |
| 0Ch                  | PIR1    | (5)                                                                                            | (5)                | RCIF    | TXIF        | SSPIF       | CCP1IF | TMR2IF  | TMR1IF  | 00-- 0000               | 00-- 0000                                      |
| 0Dh                  | PIR2    |                                                                                                |                    |         |             |             |        |         | CCP2IF  | ---- --0                | ---- --0                                       |
| 0Eh                  | TMR1L   | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 0Fh                  | TMR1H   | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 10h                  | T1CON   |                                                                                                |                    | T1CKPS1 | T1CKPS0     | T1OSCEN     | T1SYNC | TMR1CS  | TMR1ON  | --00 0000               | --uu uuuu                                      |
| 11h                  | TMR2    | Timer2 module's register                                                                       |                    |         |             |             |        |         |         | 0000 0000               | 0000 0000                                      |
| 12h                  | T2CON   |                                                                                                | TOUTPS3            | TOUTPS2 | TOUTPS1     | TOUTPS0     | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000               | -000 0000                                      |
| 13h                  | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 14h                  | SSPCON  | WCOL                                                                                           | SSPOV              | SSPEN   | CKP         | SSPM3       | SSPM2  | SSPM1   | SSPM0   | 0000 0000               | 0000 0000                                      |
| 15h                  | CCPR1L  | Capture/Compare/PWM1 (LSB)                                                                     |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 16h                  | CCPR1H  | Capture/Compare/PWM1 (MSB)                                                                     |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 17h                  | CCP1CON |                                                                                                |                    | CCP1X   | CCP1Y       | CCP1M3      | CCP1M2 | CCP1M1  | CCP1M0  | --00 0000               | --00 0000                                      |
| 18h                  | RCSTA   | SPEN                                                                                           | RX9                | .SREN   | CREN        |             | FERR   | OERR    | RX9D    | 0000 -00x               | 0000 -00x                                      |
| 19h                  | TXREG   | USART Transmit Data Register                                                                   |                    |         |             |             |        |         |         | 0000 0000               | 0000 0000                                      |
| 1Ah                  | RCREG   | USART Receive Data Register                                                                    |                    |         |             |             |        |         |         | 0000 0000               | 0000 0000                                      |
| 1Bh                  | CCPR2L  | Capture/Compare/PWM2 (LSB)                                                                     |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 1Ch                  | CCPR2H  | Capture/Compare/PWM2 (MSB)                                                                     |                    |         |             |             |        |         |         | xxxx xxxx               | uuuu uuuu                                      |
| 1Dh                  | CCP2CON |                                                                                                |                    | CCP2X   | CCP2Y       | CCP2M3      | CCP2M2 | CCP2M1  | CCP2M0  | --00 0000               | --00 0000                                      |
| 1Eh-1Fh              |         | Unimplemented                                                                                  |                    |         |             |             |        |         |         |                         |                                                |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16FR63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved, always maintain these bits clear.

# PIC16FR6X

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5        | Bit 4          | Bit 3          | Bit 2        | Bit 1  | Bit 0  | Value on: POR BOR | Value on all other resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|--------------|----------------|----------------|--------------|--------|--------|-------------------|------------------------------------------|
| <b>Bank 1</b>        |         |                                                                                                |                    |              |                |                |              |        |        |                   |                                          |
| 80h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |              |                |                |              |        |        | 0000 0000         | 0000 0000                                |
| 81h                  | OPTION  | RBP <sub>U</sub>                                                                               | INTEDG             | T0CS         | T0SE           | PSA            | PS2          | PS1    | PS0    | 1111 1111         | 1111 1111                                |
| 82h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |              |                |                |              |        |        | 0000 0000         | 0000 0000                                |
| 83h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0          | T <sub>O</sub> | P <sub>D</sub> | Z            | DC     | C      | 0001 1xxx         | 000q quuu                                |
| 84h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |              |                |                |              |        |        | xxxx xxxx         | uuuu uuuu                                |
| 85h                  | TRISA   | PORTA Data Direction Register                                                                  |                    |              |                |                |              |        |        | --11 1111         | --11 1111                                |
| 86h                  | TRISB   | PORTB Data Direction Register                                                                  |                    |              |                |                |              |        |        | 1111 1111         | 1111 1111                                |
| 87h                  | TRISC   | PORTC Data Direction Register                                                                  |                    |              |                |                |              |        |        | 1111 1111         | 1111 1111                                |
| 88h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 89h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 8Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |              |                |                |              |        |        | ---0 0000         | ---0 0000                                |
| 8Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE         | INTE           | RBIE           | T0IF         | INTF   | RBIF   | 0000 000x         | 0000 000u                                |
| 8Ch                  | PIE1    | (5)                                                                                            | (5)                | RCIE         | TXIE           | SSPIE          | CCP1IE       | TMR2IE | TMR1IE | 0000 0000         | 0000 0000                                |
| 8Dh                  | PIE2    | ---                                                                                            | ---                | ---          | ---            | ---            | ---          | ---    | CCP2IE | ---- --0          | ---- --0                                 |
| 8Eh                  | PCON    | ---                                                                                            | ---                | ---          | ---            | ---            | ---          | POR    | BOR    | ---- --q          | ---- --uu                                |
| 8Fh                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 90h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 91h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 92h                  | PR2     | Timer2 Period Register                                                                         |                    |              |                |                |              |        |        | 1111 1111         | 1111 1111                                |
| 93h                  | SSPADD  | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |                    |              |                |                |              |        |        | 0000 0000         | 0000 0000                                |
| 94h                  | SSPSTAT | ---                                                                                            | ---                | D/ $\bar{A}$ | P              | S              | R/ $\bar{W}$ | UA     | BF     | --00 0000         | --00 0000                                |
| 95h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 96h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 97h                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 98h <sup>(2)</sup>   | TXSTA   | CSRC                                                                                           | TX9                | TXEN         | SYNC           | ---            | BRGH         | TRMT   | TX9D   | 0000 -010         | 0000 -010                                |
| 99h <sup>(2)</sup>   | SPBRG   | Baud Rate Generator Register                                                                   |                    |              |                |                |              |        |        | 0000 0000         | 0000 0000                                |
| 9Ah                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 9Bh                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 9Ch                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 9Dh                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 9Eh                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |
| 9Fh                  | ---     | Unimplemented                                                                                  |                    |              |                |                |              |        |        | ---               | ---                                      |


Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.  
 2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)  
 3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.  
 4: The IRP and RP1 bits are reserved on the PIC16FR63, always maintain these bits clear.  
 5: PIE1<7:6> and PIR1<7:6> are reserved, always maintain these bits clear.

## 4.0 PIC16FR64A DEVICE


This section provides information on the architecture of the PIC16FR64A. For information on; operation of the peripherals, electrical specifications etc., please refer to the PIC16C6X data sheet.

**FIGURE 4-1: PIC16FR64A PIN DIAGRAMS**



# PIC16FR6X

FIGURE 4-2: PIC16FR64A BLOCK DIAGRAM





**TABLE 4-1: PIC16FR64A PINOUT DESCRIPTION**

| Pin Name             | DIP Pin# | PLCC Pin# | MQFP Pin# | Pin Type | Buffer Type            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|----------------------|----------|-----------|-----------|----------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OSC1/CLKIN           | 13       | 14        | 30        | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| OSC2/CLKOUT          | 14       | 15        | 31        | O        | —                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.                                                                                                                                                                                                                                                                                                                                                                          |
| MCLR                 | 1        | 2         | 18        | I/P      | ST                     | Master clear reset input. This pin is an active low reset to the device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| RA0                  | 2        | 3         | 19        | I/O      | TTL                    | PORTA is a bi-directional I/O port.<br><br>Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.<br>Slave select for the synchronous serial port.                                                                                                                                                                                                                                                                                                                                                                                   |
| RA1                  | 3        | 4         | 20        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RA2                  | 4        | 5         | 21        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RA3                  | 5        | 6         | 22        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RA4/T0CKI            | 6        | 7         | 23        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RA5/ $\overline{SS}$ | 7        | 8         | 24        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB0/INT              | 33       | 36        | 8         | I/O      | TTL/ST <sup>(2)</sup>  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.<br>RB0/INT can also be selected as an external interrupt pin.<br><br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.                                                                                                                                                                                                                                                                                  |
| RB1                  | 34       | 37        | 9         | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB2                  | 35       | 38        | 10        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB3                  | 36       | 39        | 11        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB4                  | 37       | 41        | 14        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB5                  | 38       | 42        | 15        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB6                  | 39       | 43        | 16        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RB7                  | 40       | 44        | 17        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC0/T1OSO/T1CKI      | 15       | 16        | 32        | I/O      | ST                     | PORTC is a bi-directional I/O port.<br>RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.<br>RC1/T1OSI can also be selected as a Timer1 oscillator input.<br>RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.<br>RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.<br>RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).<br>RC5/SDO can also be selected as the SPI Data Out (SPI mode). |
| RC1/T1OSI            | 16       | 18        | 35        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC2/CCP1             | 17       | 19        | 36        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC3/SCK/SCL          | 18       | 20        | 37        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC4/SDI/SDA          | 23       | 25        | 42        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC5/SDO              | 24       | 26        | 43        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC6                  | 25       | 27        | 44        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RC7                  | 26       | 29        | 1         | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2: This buffer is a Schmitt Trigger input when configured as the external interrupt.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).


# PIC16FR6X

| Pin Name             | DIP Pin# | PLCC Pin#      | MQFP Pin#       | Pin Type | Buffer Type           | Description                                                                                                                                                                                                                      |
|----------------------|----------|----------------|-----------------|----------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RD0/PSP0             | 19       | 21             | 38              | I/O      | ST/TTL <sup>(3)</sup> | PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus.                                                                                                                           |
| RD1/PSP1             | 20       | 22             | 39              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD2/PSP2             | 21       | 23             | 40              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD3/PSP3             | 22       | 24             | 41              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD4/PSP4             | 27       | 30             | 2               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD5/PSP5             | 28       | 31             | 3               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD6/PSP6             | 29       | 32             | 4               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD7/PSP7             | 30       | 33             | 5               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE0/ $\overline{RD}$ | 8        | 9              | 25              | I/O      | ST/TTL <sup>(3)</sup> | PORTE is a bi-directional I/O port.<br>RE0/ $\overline{RD}$ read control for parallel slave port.<br>RE1/ $\overline{WR}$ write control for parallel slave port.<br>RE2/ $\overline{CS}$ select control for parallel slave port. |
| RE1/ $\overline{WR}$ | 9        | 10             | 26              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE2/ $\overline{CS}$ | 10       | 11             | 27              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| V <sub>SS</sub>      | 12,31    | 13,34          | 6,29            | P        | —                     | Ground reference for logic and I/O pins.                                                                                                                                                                                         |
| V <sub>DD</sub>      | 11,32    | 12,35          | 7,28            | P        | —                     | Positive supply for logic and I/O pins.                                                                                                                                                                                          |
| NC                   | —        | 1,17,<br>28,40 | 12,13,<br>33,34 | —        | —                     | These pins are not internally connected. These pins should be left unconnected.                                                                                                                                                  |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

**FIGURE 4-3: PIC16FR64A PROGRAM MEMORY MAP AND STACK**



**FIGURE 4-4: PIC16FR64A REGISTER FILE MAP**

| File Address |                          |                          | File Address |
|--------------|--------------------------|--------------------------|--------------|
| 00h          | INDF                     | INDF                     | 80h          |
| 01h          | TMR0                     | OPTION                   | 81h          |
| 02h          | PCL                      | PCL                      | 82h          |
| 03h          | STATUS                   | STATUS                   | 83h          |
| 04h          | FSR                      | FSR                      | 84h          |
| 05h          | PORTA                    | TRISA                    | 85h          |
| 06h          | PORTB                    | TRISB                    | 86h          |
| 07h          | PORTC                    | TRISC                    | 87h          |
| 08h          | PORTD                    | TRISD                    | 88h          |
| 09h          | PORTE                    | TRISE                    | 89h          |
| 0Ah          | PCLATH                   | PCLATH                   | 8Ah          |
| 0Bh          | INTCON                   | INTCON                   | 8Bh          |
| 0Ch          | PIR1                     | PIE1                     | 8Ch          |
| 0Dh          |                          |                          | 8Dh          |
| 0Eh          | TMR1L                    | PCON                     | 8Eh          |
| 0Fh          | TMR1H                    |                          | 8Fh          |
| 10h          | T1CON                    |                          | 90h          |
| 11h          | TMR2                     |                          | 91h          |
| 12h          | T2CON                    | PR2                      | 92h          |
| 13h          | SSPBUF                   | SSPADD                   | 93h          |
| 14h          | SSPCON                   | SSPSTAT                  | 94h          |
| 15h          | CCPR1L                   |                          | 95h          |
| 16h          | CCPR1H                   |                          | 96h          |
| 17h          | CCP1CON                  |                          | 97h          |
| 18h          |                          |                          | 98h          |
| 1Fh          |                          |                          | 9Fh          |
| 20h          | General Purpose Register | General Purpose Register | A0h          |
|              |                          |                          |              |
|              |                          |                          | C0h          |
|              |                          |                          | FFh          |
| 7Fh          |                          |                          |              |

Bank 0                      Bank 1

■ Unimplemented data memory location; read as '0'.

# PIC16FR6X

**TABLE 4-2: PIC16FR64A SPECIAL FUNCTION REGISTER SUMMARY**

| Address              | Name          | Bit 7                                                                                          | Bit 6              | Bit 5   | Bit 4       | Bit 3       | Bit 2   | Bit 1     | Bit 0     | Value on: POR BOR | Value on all other resets <sup>(3)</sup> |
|----------------------|---------------|------------------------------------------------------------------------------------------------|--------------------|---------|-------------|-------------|---------|-----------|-----------|-------------------|------------------------------------------|
| Bank 0               |               |                                                                                                |                    |         |             |             |         |           |           |                   |                                          |
| 00h <sup>(1)</sup>   | INDF          | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |         |             |             |         |           |           | 0000 0000         | 0000 0000                                |
| 01h                  | TMR0          | Timer0 module's register                                                                       |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 02h <sup>(1)</sup>   | PCL           | Program Counter's (PC) Least Significant Byte                                                  |                    |         |             |             |         |           |           | 0000 0000         | 0000 0000                                |
| 03h <sup>(1)</sup>   | STATUS        | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0     | T $\bar{O}$ | P $\bar{D}$ | Z       | DC        | C         | 0001 1xxx         | 000q quuu                                |
| 04h <sup>(1)</sup>   | FSR           | Indirect data memory address pointer                                                           |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 05h                  | PORTA         | PORTA Data Latch when written: PORTA pins when read                                            |                    |         |             |             |         |           |           | --xx xxxx         | --uu uuuu                                |
| 06h                  | PORTB         | PORTB Data Latch when written: PORTB pins when read                                            |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 07h                  | PORTC         | PORTC Data Latch when written: PORTC pins when read                                            |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 08h                  | PORTD         | PORTD Data Latch when written: PORTD pins when read                                            |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 09h                  | PORTE         | RE2 RE1 RE0                                                                                    |                    |         |             |             |         |           |           | ---- -xxx         | ---- -uuu                                |
| 0Ah <sup>(1,2)</sup> | PCLATH        | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |         |             |             |         |           |           | ---0 0000         | ---0 0000                                |
| 0Bh <sup>(1)</sup>   | INTCON        | GIE                                                                                            | PEIE               | T0IE    | INTE        | RBIE        | T0IF    | INTF      | RBIF      | 0000 000x         | 0000 000u                                |
| 0Ch                  | PIR1          | PSPIF                                                                                          | (5)                | SSPIF   |             | CCP1IF      | TMR2IF  | TMR1IF    | 00-- 0000 |                   | 00-- 0000                                |
| 0Dh                  | Unimplemented |                                                                                                |                    |         |             |             |         |           |           |                   |                                          |
| 0Eh                  | TMR1L         | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 0Fh                  | TMR1H         | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 10h                  | T1CON         | T1CKPS1                                                                                        | T1CKPS0            | T1OSCEN | T1SYNC      | TMR1CS      | TMR1ON  | --00 0000 |           |                   | --uu uuuu                                |
| 11h                  | TMR2          | Timer2 module's register                                                                       |                    |         |             |             |         |           |           | 0000 0000         | 0000 0000                                |
| 12h                  | T2CON         | TOUTPS3                                                                                        | TOUTPS2            | TOUTPS1 | TOUTPS0     | TMR2ON      | T2CKPS1 | T2CKPS0   | -000 0000 |                   | -000 0000                                |
| 13h                  | SSPBUF        | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 14h                  | SSPCON        | WCOL                                                                                           | SSPOV              | SSPEN   | CKP         | SSPM3       | SSPM2   | SSPM1     | SSPM0     | 0000 0000         | 0000 0000                                |
| 15h                  | CCPR1L        | Capture/Compare/PWM1 (LSB)                                                                     |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 16h                  | CCPR1H        | Capture/Compare/PWM1 (MSB)                                                                     |                    |         |             |             |         |           |           | xxxx xxxx         | uuuu uuuu                                |
| 17h                  | CCP1CON       | CCP1X                                                                                          | CCP1Y              | CCP1M3  | CCP1M2      | CCP1M1      | CCP1M0  | --00 0000 |           |                   | --00 0000                                |
| 18h-1Fh              | Unimplemented |                                                                                                |                    |         |             |             |         |           |           |                   |                                          |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.  
 2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)  
 3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.  
 4: The IRP and RP1 bits are reserved on the PIC16FR64A, always maintain these bits clear.  
 5: PIE1<6> and PIR1<6> are reserved on the PIC16FR64A, always maintain these bits clear.

# PIC16FR6X

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5 | Bit 4   | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Value on: POR BOR | Value on all other resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|-------|---------|-------|--------|--------|--------|-------------------|------------------------------------------|
| <b>Bank 1</b>        |         |                                                                                                |                    |       |         |       |        |        |        |                   |                                          |
| 80h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 81h                  | OPTION  | RBPV                                                                                           | INTEDG             | T0CS  | T0SE    | PSA   | PS2    | PS1    | PS0    | 1111 1111         | 1111 1111                                |
| 82h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 83h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0   | T0      | PD    | Z      | DC     | C      | 0001 1xxx         | 000q quuu                                |
| 84h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |       |         |       |        |        |        | xxxx xxxx         | uuuu uuuu                                |
| 85h                  | TRISA   | PORTA Data Direction Register                                                                  |                    |       |         |       |        |        |        | --11 1111         | --11 1111                                |
| 86h                  | TRISB   | PORTB Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 87h                  | TRISC   | PORTC Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 88h                  | TRISD   | PORTD Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 89h                  | TRISE   | IBF                                                                                            | OBF                | IBOV  | PSPMODE |       | TRISE2 | TRISE1 | TRISE0 | 0000 -111         | 0000 -111                                |
| 8Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |       |         |       |        |        |        | ---0 0000         | ---0 0000                                |
| 8Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE  | INTE    | RBIE  | T0IF   | INTF   | RBIF   | 0000 000x         | 0000 000u                                |
| 8Ch                  | PIE1    | PSPIE                                                                                          | (5)                |       |         | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000         | 00-- 0000                                |
| 8Dh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 8Eh                  | PCON    |                                                                                                |                    |       |         |       |        | POR    | BOR    | ---- -qq          | ---- -uu                                 |
| 8Fh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 90h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 91h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 92h                  | PR2     | Timer2 Period Register                                                                         |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 93h                  | SSPADD  | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 94h                  | SSPSTAT |                                                                                                |                    | D/A   | P       | S     | R/W    | UA     | BF     | --00 0000         | --00 0000                                |
| 95h-9Fh              |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.


- Note 1: These registers can be addressed from either bank.  
 2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)  
 3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.  
 4: The IRP and RP1 bits are reserved on the PIC16FR64A, always maintain these bits clear.  
 5: PIE1<6> and PIR1<6> are reserved on the PIC16FR64A, always maintain these bits clear.

# PIC16FR6X


## 5.0 PIC16FR65 DEVICE

This section provides information on the architecture of the PIC16FR65. For information on; operation of the peripherals, electrical specifications etc., please refer to the PIC16C6X data sheet.

FIGURE 5-1: PIC16FR65 PIN DIAGRAMS



**FIGURE 5-2: PIC16FR65 BLOCK DIAGRAM**



# PIC16FR6X

**TABLE 5-1: PIC16FR65 PINOUT DESCRIPTION**

| Pin Name        | DIP Pin# | PLCC Pin# | MQFP Pin# | Pin Type | Buffer Type            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------|----------|-----------|-----------|----------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OSC1/CLKIN      | 13       | 14        | 30        | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| OSC2/CLKOUT     | 14       | 15        | 31        | O        | —                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| MCLR            | 1        | 2         | 18        | I/P      | ST                     | Master clear reset input. This pin is an active low reset to the device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| RA0             | 2        | 3         | 19        | I/O      | TTL                    | PORTA is a bi-directional I/O port.<br><br>Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.<br>Slave select for the synchronous serial port.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| RA1             | 3        | 4         | 20        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA2             | 4        | 5         | 21        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA3             | 5        | 6         | 22        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA4/T0CKI       | 6        | 7         | 23        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA5/SS          | 7        | 8         | 24        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB0/INT         | 33       | 36        | 8         | I/O      | TTL/ST <sup>(2)</sup>  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.<br>RB0/INT can also be selected as an external interrupt pin.<br><br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB1             | 34       | 37        | 9         | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB2             | 35       | 38        | 10        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB3             | 36       | 39        | 11        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB4             | 37       | 41        | 14        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB5             | 38       | 42        | 15        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB6             | 39       | 43        | 16        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB7             | 40       | 44        | 17        | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC0/T1OSO/T1CKI | 15       | 16        | 32        | I/O      | ST                     | PORTC is a bi-directional I/O port.<br>RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.<br>RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.<br>RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.<br>RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.<br>RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).<br>RC5/SDO can also be selected as the SPI Data Out (SPI mode).<br>RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.<br>RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data. |
| RC1/T1OSI/CCP2  | 16       | 18        | 35        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC2/CCP1        | 17       | 19        | 36        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC3/SCK/SCL     | 18       | 20        | 37        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC4/SDI/SDA     | 23       | 25        | 42        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC5/SDO         | 24       | 26        | 43        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC6/TX/CK       | 25       | 27        | 44        | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC7/RX/DT       | 26       | 29        | 1         | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

Note 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.

Note 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).



# PIC16FR6X


| Pin Name             | DIP Pin# | PLCC Pin#      | MQFP Pin#       | Pin Type | Buffer Type           | Description                                                                                                                                                                                                                      |
|----------------------|----------|----------------|-----------------|----------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RD0/PSP0             | 19       | 21             | 38              | I/O      | ST/TTL <sup>(3)</sup> | PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus.                                                                                                                           |
| RD1/PSP1             | 20       | 22             | 39              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD2/PSP2             | 21       | 23             | 40              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD3/PSP3             | 22       | 24             | 41              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD4/PSP4             | 27       | 30             | 2               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD5/PSP5             | 28       | 31             | 3               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD6/PSP6             | 29       | 32             | 4               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD7/PSP7             | 30       | 33             | 5               | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE0/ $\overline{RD}$ | 8        | 9              | 25              | I/O      | ST/TTL <sup>(3)</sup> | PORTE is a bi-directional I/O port.<br>RE0/ $\overline{RD}$ read control for parallel slave port.<br>RE1/ $\overline{WR}$ write control for parallel slave port.<br>RE2/ $\overline{CS}$ select control for parallel slave port. |
| RE1/ $\overline{WR}$ | 9        | 10             | 26              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE2/ $\overline{CS}$ | 10       | 11             | 27              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| Vss                  | 12,31    | 13,34          | 6,29            | P        | —                     | Ground reference for logic and I/O pins.                                                                                                                                                                                         |
| VDD                  | 11,32    | 12,35          | 7,28            | P        | —                     | Positive supply for logic and I/O pins.                                                                                                                                                                                          |
| NC                   | —        | 1,17,<br>28,40 | 12,13,<br>33,34 | —        | —                     | These pins are not internally connected. These pins should be left unconnected.                                                                                                                                                  |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

# PIC16FR6X

**FIGURE 5-3: PIC16FR65 PROGRAM MEMORY MAP AND STACK**



**FIGURE 5-4: PIC16FR65 REGISTER FILE MAP**

| File Address | Bank 0                   | Bank 1                   | File Address |
|--------------|--------------------------|--------------------------|--------------|
| 00h          | INDF                     | INDF                     | 80h          |
| 01h          | TMR0                     | OPTION                   | 81h          |
| 02h          | PCL                      | PCL                      | 82h          |
| 03h          | STATUS                   | STATUS                   | 83h          |
| 04h          | FSR                      | FSR                      | 84h          |
| 05h          | PORTA                    | TRISA                    | 85h          |
| 06h          | PORTB                    | TRISB                    | 86h          |
| 07h          | PORTC                    | TRISC                    | 87h          |
| 08h          | PORTD                    | TRISD                    | 88h          |
| 09h          | PORTE                    | TRISE                    | 89h          |
| 0Ah          | PCLATH                   | PCLATH                   | 8Ah          |
| 0Bh          | INTCON                   | INTCON                   | 8Bh          |
| 0Ch          | PIR1                     | PIE1                     | 8Ch          |
| 0Dh          | PIR2                     | PIE2                     | 8Dh          |
| 0Eh          | TMR1L                    | PCON                     | 8Eh          |
| 0Fh          | TMR1H                    |                          | 8Fh          |
| 10h          | T1CON                    |                          | 90h          |
| 11h          | TMR2                     |                          | 91h          |
| 12h          | T2CON                    | PR2                      | 92h          |
| 13h          | SSPBUF                   | SSPADD                   | 93h          |
| 14h          | SSPCON                   | SSPSTAT                  | 94h          |
| 15h          | CCPR1L                   |                          | 95h          |
| 16h          | CCPR1H                   |                          | 96h          |
| 17h          | CCP1CON                  |                          | 97h          |
| 18h          | RCSTA                    | TXSTA                    | 98h          |
| 19h          | TXREG                    | SPBRG                    | 99h          |
| 1Ah          | RCREG                    |                          | 9Ah          |
| 1Bh          | CCPR2L                   |                          | 9Bh          |
| 1Ch          | CCPR2H                   |                          | 9Ch          |
| 1Dh          | CCP2CON                  |                          | 9Dh          |
| 1Eh          |                          |                          | 9Eh          |
| 1Fh          |                          |                          | 9Fh          |
| 20h          | General Purpose Register | General Purpose Register | A0h          |
| 7Fh          |                          |                          | FFh          |

Unimplemented data memory location; read as '0'.

**TABLE 5-2: PIC16FR65 SPECIAL FUNCTION REGISTER SUMMARY**

| Address              | Name          | Bit 7                                                                                          | Bit 6              | Bit 5 | Bit 4       | Bit 3       | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |           |           |           |         |           |           |           |
|----------------------|---------------|------------------------------------------------------------------------------------------------|--------------------|-------|-------------|-------------|--------|--------|--------|-------------------------|------------------------------------------------|-----------|-----------|-----------|---------|-----------|-----------|-----------|
| <b>Bank 0</b>        |               |                                                                                                |                    |       |             |             |        |        |        |                         |                                                |           |           |           |         |           |           |           |
| 00h <sup>(1)</sup>   | INDF          | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 01h                  | TMR0          | Timer0 module's register                                                                       |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 02h <sup>(1)</sup>   | PCL           | Program Counter's (PC) Least Significant Byte                                                  |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 03h <sup>(1)</sup>   | STATUS        | IRP <sup>(5)</sup>                                                                             | RP1 <sup>(5)</sup> | RP0   | T $\bar{O}$ | P $\bar{D}$ | Z      | DC     | C      | 0001 1xxx               | 000q quuu                                      |           |           |           |         |           |           |           |
| 04h <sup>(1)</sup>   | FSR           | Indirect data memory address pointer                                                           |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 05h                  | PORTA         | PORTA Data Latch when written: PORTA pins when read                                            |                    |       |             |             |        |        |        | --xx xxxx               | --uu uuuu                                      |           |           |           |         |           |           |           |
| 06h                  | PORTB         | PORTB Data Latch when written: PORTB pins when read                                            |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 07h                  | PORTC         | PORTC Data Latch when written: PORTC pins when read                                            |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 08h                  | PORTD         | PORTD Data Latch when written: PORTD pins when read                                            |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 09h                  | PORTE         |                                                                                                |                    |       |             |             |        |        |        | RE2                     | RE1                                            | RE0       | ---- -xxx | ---- -uuu |         |           |           |           |
| 0Ah <sup>(1,2)</sup> | PCLATH        | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |       |             |             |        |        |        | ---0 0000               | ---0 0000                                      |           |           |           |         |           |           |           |
| 0Bh <sup>(1)</sup>   | INTCON        | GIE                                                                                            | PEIE               | TOIE  | INTE        | RBIE        | T0IF   | INTF   | RBIF   | 0000 000x               | 0000 000u                                      |           |           |           |         |           |           |           |
| 0Ch                  | PIR1          | PSPIF                                                                                          | (6)                | RCIF  | TXIF        | SSPIF       | CCP1IF | TMR2IF | TMR1IF | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 0Dh                  | PIR2          |                                                                                                |                    |       |             |             |        |        |        | CCP2IF                  | ---- -0                                        | ---- -0   |           |           |         |           |           |           |
| 0Eh                  | TMR1L         | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 0Fh                  | TMR1H         | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 10h                  | T1CON         |                                                                                                |                    |       |             |             |        |        |        | T1CKPS1                 | T1CKPS0                                        | T1OSCEN   | T1SYNC    | TMR1CS    | TMR1ON  | --00 0000 | --uu uuuu |           |
| 11h                  | TMR2          | Timer2 module's register                                                                       |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 12h                  | T2CON         |                                                                                                |                    |       |             |             |        |        |        | TOUTPS3                 | TOUTPS2                                        | TOUTPS1   | TOUTPS0   | TMR2ON    | T2CKPS1 | T2CKPS0   | -000 0000 | -000 0000 |
| 13h                  | SSPBUF        | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 14h                  | SSPCON        | WCOL                                                                                           | SSPOV              | SSPEN | CKP         | SSPM3       | SSPM2  | SSPM1  | SSPM0  | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 15h                  | CCPR1L        | Capture/Compare/PWM1 (LSB)                                                                     |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 16h                  | CCPR1H        | Capture/Compare/PWM1 (MSB)                                                                     |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 17h                  | CCP1CON       |                                                                                                |                    |       |             |             |        |        |        | CCP1X                   | CCP1Y                                          | CCP1M3    | CCP1M2    | CCP1M1    | CCP1M0  | --00 0000 | --00 0000 |           |
| 18h                  | RCSTA         | SPEN                                                                                           | RX9                | SREN  | CREN        |             |        | FERR   | OERR   | RX9D                    | 0000 -00x                                      | 0000 -00x |           |           |         |           |           |           |
| 19h                  | TXREG         | USART Transmit Data Register                                                                   |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 1Ah                  | RCREG         | USART Receive Data Register                                                                    |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |           |           |           |         |           |           |           |
| 1Bh                  | CCPR2L        | Capture/Compare/PWM2 (LSB)                                                                     |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 1Ch                  | CCPR2H        | Capture/Compare/PWM2 (MSB)                                                                     |                    |       |             |             |        |        |        | xxxx xxxx               | uuuu uuuu                                      |           |           |           |         |           |           |           |
| 1Dh                  | CCP2CON       |                                                                                                |                    |       |             |             |        |        |        | CCP2X                   | CCP2Y                                          | CCP2M3    | CCP2M2    | CCP2M1    | CCP2M0  | --00 0000 | --00 0000 |           |
| 1Eh-1Fh              | Unimplemented |                                                                                                |                    |       |             |             |        |        |        |                         |                                                |           |           |           |         |           |           |           |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The PCON<0> bit is reserved on the PIC16FR65, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16FR65, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16FR65, always maintain these bits clear.

# PIC16FR6X

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5 | Bit 4   | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Value on: POR BOR | Value on all other resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|-------|---------|-------|--------|--------|--------|-------------------|------------------------------------------|
| <b>Bank 1</b>        |         |                                                                                                |                    |       |         |       |        |        |        |                   |                                          |
| 80h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 81h                  | OPTION  | RBPV                                                                                           | INTEDG             | T0CS  | T0SE    | PSA   | PS2    | PS1    | PS0    | 1111 1111         | 1111 1111                                |
| 82h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 83h <sup>(1)</sup>   | STATUS  | IRP <sup>(5)</sup>                                                                             | RP1 <sup>(5)</sup> | RP0   | T0      | PD    | Z      | DC     | C      | 0001 1xxx         | 000q quuu                                |
| 84h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |       |         |       |        |        |        | xxxx xxxx         | uuuu uuuu                                |
| 85h                  | TRISA   | PORTA Data Direction Register                                                                  |                    |       |         |       |        |        |        | --11 1111         | --11 1111                                |
| 86h                  | TRISB   | PORTB Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 87h                  | TRISC   | PORTC Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 88h                  | TRISD   | PORTD Data Direction Register                                                                  |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 89h                  | TRISE   | IBF                                                                                            | OBF                | IBOV  | PSPMODE |       | TRISE2 | TRISE1 | TRISE0 | 0000 -111         | 0000 -111                                |
| 8Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |       |         |       |        |        |        | ---0 0000         | ---0 0000                                |
| 8Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE  | INTE    | RBIE  | T0IF   | INTF   | RBIF   | 0000 000x         | 0000 000u                                |
| 8Ch                  | PIE1    | PSPIE                                                                                          | (6)                | RCIE  | TXIE    | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000         | 0000 0000                                |
| 8Dh                  | PIE2    |                                                                                                |                    |       |         |       |        |        | CCP2IE | ---- -0-0         | ---- -0-0                                |
| 8Eh                  | PCON    |                                                                                                |                    |       |         |       |        | POR    | (4)    | ---- -0-0         | ---- -0-0                                |
| 8Fh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 90h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 91h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 92h                  | PR2     | Timer2 Period Register                                                                         |                    |       |         |       |        |        |        | 1111 1111         | 1111 1111                                |
| 93h                  | SSPADD  | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 94h                  | SSPSTAT |                                                                                                |                    | D/A   | P       | S     | R/W    | UA     | BF     | --00 0000         | --00 0000                                |
| 95h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 96h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 97h                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 98h                  | TXSTA   | CSRC                                                                                           | TX9                | TXEN  | SYNC    |       | BRGH   | TRMT   | TX9D   | 0000 -010         | 0000 -010                                |
| 99h                  | SPBRG   | Baud Rate Generator Register                                                                   |                    |       |         |       |        |        |        | 0000 0000         | 0000 0000                                |
| 9Ah                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 9Bh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 9Ch                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 9Dh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 9Eh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |
| 9Fh                  |         | Unimplemented                                                                                  |                    |       |         |       |        |        |        |                   |                                          |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The PCON<0> bit is reserved on the PIC16FR65, always maintain this bit set.


5: The IRP and RP1 bits are reserved on the PIC16FR65, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16FR65, always maintain these bits clear.

## 6.0 PIC16FR65A DEVICE


This section provides information on the architecture of the PIC16FR65A. For information on; operation of the peripherals, electrical specifications etc., please refer to the PIC16C6X data sheet.

**FIGURE 6-1: PIC16FR65A PIN DIAGRAMS**



# PIC16FR6X

FIGURE 6-2: PIC16FR65A BLOCK DIAGRAM



**TABLE 6-1: PIC16FR65A PINOUT DESCRIPTION**

| Pin Name             | DIP Pin# | PLCC Pin# | MQFP TQFP Pin# | Pin Type | Buffer Type            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|----------------------|----------|-----------|----------------|----------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OSC1/CLKIN           | 13       | 14        | 30             | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| OSC2/CLKOUT          | 14       | 15        | 31             | O        | —                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| MCLR                 | 1        | 2         | 18             | I/P      | ST                     | Master clear reset input. This pin is an active low reset to the device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| RA0                  | 2        | 3         | 19             | I/O      | TTL                    | PORTA is a bi-directional I/O port.<br><br>Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.<br>Slave select for the synchronous serial port.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| RA1                  | 3        | 4         | 20             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA2                  | 4        | 5         | 21             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA3                  | 5        | 6         | 22             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA4/T0CKI            | 6        | 7         | 23             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RA5/ $\overline{SS}$ | 7        | 8         | 24             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB0/INT              | 33       | 36        | 8              | I/O      | TTL/ST <sup>(2)</sup>  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.<br>RB0/INT can also be selected as an external interrupt pin.<br><br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.<br>Interrupt on change pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB1                  | 34       | 37        | 9              | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB2                  | 35       | 38        | 10             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB3                  | 36       | 39        | 11             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB4                  | 37       | 41        | 14             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB5                  | 38       | 42        | 15             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB6                  | 39       | 43        | 16             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RB7                  | 40       | 44        | 17             | I/O      | TTL                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC0/T1OSO/T1CKI      | 15       | 16        | 32             | I/O      | ST                     | PORTC is a bi-directional I/O port.<br>RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.<br>RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.<br>RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.<br>RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.<br>RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).<br>RC5/SDO can also be selected as the SPI Data Out (SPI mode).<br>RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.<br>RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data. |
| RC1/T1OSI/CCP2       | 16       | 18        | 35             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC2/CCP1             | 17       | 19        | 36             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC3/SCK/SCL          | 18       | 20        | 37             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC4/SDI/SDA          | 23       | 25        | 42             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC5/SDO              | 24       | 26        | 43             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC6/TX/CK            | 25       | 27        | 44             | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| RC7/RX/DT            | 26       | 29        | 1              | I/O      | ST                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input;  
ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 Note 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 Note 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

# PIC16FR6X


| Pin Name             | DIP Pin# | PLCC Pin#  | MQFP TQFP Pin# | Pin Type | Buffer Type           | Description                                                                                                                                                                                                                      |
|----------------------|----------|------------|----------------|----------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RD0/PSP0             | 19       | 21         | 38             | I/O      | ST/TTL <sup>(3)</sup> | PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus.                                                                                                                           |
| RD1/PSP1             | 20       | 22         | 39             | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD2/PSP2             | 21       | 23         | 40             | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD3/PSP3             | 22       | 24         | 41             | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD4/PSP4             | 27       | 30         | 2              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD5/PSP5             | 28       | 31         | 3              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD6/PSP6             | 29       | 32         | 4              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RD7/PSP7             | 30       | 33         | 5              | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE0/ $\overline{RD}$ | 8        | 9          | 25             | I/O      | ST/TTL <sup>(3)</sup> | PORTE is a bi-directional I/O port.<br>RE0/ $\overline{RD}$ read control for parallel slave port.<br>RE1/ $\overline{WR}$ write control for parallel slave port.<br>RE2/ $\overline{CS}$ select control for parallel slave port. |
| RE1/ $\overline{WR}$ | 9        | 10         | 26             | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| RE2/ $\overline{CS}$ | 10       | 11         | 27             | I/O      | ST/TTL <sup>(3)</sup> |                                                                                                                                                                                                                                  |
| V <sub>SS</sub>      | 12,31    | 13,34      | 6,29           | P        | —                     | Ground reference for logic and I/O pins.                                                                                                                                                                                         |
| V <sub>DD</sub>      | 11,32    | 12,35      | 7,28           | P        | —                     | Positive supply for logic and I/O pins.                                                                                                                                                                                          |
| NC                   | —        | 1,17,28,40 | 12,13,33,34    | —        | —                     | These pins are not internally connected. These pins should be left unconnected.                                                                                                                                                  |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 Note 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 Note 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).



**FIGURE 6-3: PIC16FR65A PROGRAM MEMORY MAP AND STACK**



**FIGURE 6-4: PIC16FR65A REGISTER FILE MAP**

| File Address | Register Name            | Register Name            | File Address |
|--------------|--------------------------|--------------------------|--------------|
| 00h          | INDF                     | INDF                     | 80h          |
| 01h          | TMR0                     | OPTION                   | 81h          |
| 02h          | PCL                      | PCL                      | 82h          |
| 03h          | STATUS                   | STATUS                   | 83h          |
| 04h          | FSR                      | FSR                      | 84h          |
| 05h          | PORTA                    | TRISA                    | 85h          |
| 06h          | PORTB                    | TRISB                    | 86h          |
| 07h          | PORTC                    | TRISC                    | 87h          |
| 08h          | PORTD                    | TRISD                    | 88h          |
| 09h          | PORTE                    | TRISE                    | 89h          |
| 0Ah          | PCLATH                   | PCLATH                   | 8Ah          |
| 0Bh          | INTCON                   | INTCON                   | 8Bh          |
| 0Ch          | PIR1                     | PIE1                     | 8Ch          |
| 0Dh          | PIR2                     | PIE2                     | 8Dh          |
| 0Eh          | TMR1L                    | PCON                     | 8Eh          |
| 0Fh          | TMR1H                    |                          | 8Fh          |
| 10h          | T1CON                    |                          | 90h          |
| 11h          | TMR2                     |                          | 91h          |
| 12h          | T2CON                    | PR2                      | 92h          |
| 13h          | SSPBUF                   | SSPADD                   | 93h          |
| 14h          | SSPCON                   | SSPSTAT                  | 94h          |
| 15h          | CCPR1L                   |                          | 95h          |
| 16h          | CCPR1H                   |                          | 96h          |
| 17h          | CCP1CON                  |                          | 97h          |
| 18h          | RCSTA                    | TXSTA                    | 98h          |
| 19h          | TXREG                    | SPBRG                    | 99h          |
| 1Ah          | RCREG                    |                          | 9Ah          |
| 1Bh          | CCPR2L                   |                          | 9Bh          |
| 1Ch          | CCPR2H                   |                          | 9Ch          |
| 1Dh          | CCP2CON                  |                          | 9Dh          |
| 1Eh          |                          |                          | 9Eh          |
| 1Fh          |                          |                          | 9Fh          |
| 20h          | General Purpose Register | General Purpose Register | A0h          |
| 7Fh          |                          |                          | FFh          |

Bank 0                      Bank 1

■ Unimplemented data memory location; read as '0'.

# PIC16FR6X

**TABLE 6-2: PIC16FR65A SPECIAL FUNCTION REGISTER SUMMARY**

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5 | Bit 4       | Bit 3       | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|-------|-------------|-------------|--------|--------|--------|-------------------------|------------------------------------------------|
| <b>Bank 0</b>        |         |                                                                                                |                    |       |             |             |        |        |        |                         |                                                |
| 00h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |
| 01h                  | TMR0    | Timer0 module's register                                                                       |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 02h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |
| 03h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0   | T $\bar{O}$ | P $\bar{D}$ | Z      | DC     | C      | 0001 1x0x               | 000q quuu                                      |
| 04h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 05h                  | PORTA   | PORTA Data Latch when written: PORTA pins when read                                            |                    |       |             |             |        |        |        | --xx x00x               | --uu uuuu                                      |
| 06h                  | PORTB   | PORTB Data Latch when written: PORTB pins when read                                            |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 07h                  | PORTC   | PORTC Data Latch when written: PORTC pins when read                                            |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 08h                  | PORTD   | PORTD Data Latch when written: PORTD pins when read                                            |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 09h                  | PORTE   | RE2 RE1 RE0                                                                                    |                    |       |             |             |        |        |        | ---- -x0x               | ---- -uuu                                      |
| 0Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |       |             |             |        |        |        | ---0 0000               | ---0 0000                                      |
| 0Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | TOIE  | INTE        | RBIE        | T0IF   | INTF   | RBIF   | 0000 000x               | 0000 000u                                      |
| 0Ch                  | PIR1    | PSPIF                                                                                          | (5)                | RCIF  | TXIF        | SSPIF       | CCP1IF | TMR2IF | TMR1IF | 0000 0000               | 0000 0000                                      |
| 0Dh                  | PIR2    | CCP2IF                                                                                         |                    |       |             |             |        |        |        | ---- -0                 | ---- -0                                        |
| 0Eh                  | TMR1L   | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 0Fh                  | TMR1H   | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 10h                  | T1CON   | T1CKPS1 T1CKPS0 T1OSCEN T1SYN $\bar{C}$ TMR1CS TMR1ON                                          |                    |       |             |             |        |        |        | --00 0000               | --uu uuuu                                      |
| 11h                  | TMR2    | Timer2 module's register                                                                       |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |
| 12h                  | T2CON   | TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0                                         |                    |       |             |             |        |        |        | -000 0000               | -000 0000                                      |
| 13h                  | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 14h                  | SSPCON  | WCOL                                                                                           | SSPOV              | SSPEN | CKP         | SSPM3       | SSPM2  | SSPM1  | SSPM0  | 0000 0000               | 0000 0000                                      |
| 15h                  | CCPR1L  | Capture/Compare/PWM1 (LSB)                                                                     |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 16h                  | CCPR1H  | Capture/Compare/PWM1 (MSB)                                                                     |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 17h                  | CCP1CON | CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M0                                                        |                    |       |             |             |        |        |        | --00 0000               | --00 0000                                      |
| 18h                  | RCSTA   | SPEN                                                                                           | RX9                | SREN  | CREN        | FERR        | OERR   | RX9D   |        | 0000 -00x               | 0000 -00x                                      |
| 19h                  | TXREG   | USART Transmit Data Register                                                                   |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |
| 1Ah                  | RCREG   | USART Receive Data Register                                                                    |                    |       |             |             |        |        |        | 0000 0000               | 0000 0000                                      |
| 1Bh                  | CCPR2L  | Capture/Compare/PWM2 (LSB)                                                                     |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 1Ch                  | CCPR2H  | Capture/Compare/PWM2 (MSB)                                                                     |                    |       |             |             |        |        |        | x00x x00x               | uuuu uuuu                                      |
| 1Dh                  | CCP2CON | CCP2X CCP2Y CCP2M3 CCP2M2 CCP2M1 CCP2M0                                                        |                    |       |             |             |        |        |        | --00 0000               | --00 0000                                      |
| 1Eh-1Fh              |         | Unimplemented                                                                                  |                    |       |             |             |        |        |        |                         |                                                |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.  
Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16FR65A, always maintain these bits clear.

5: PIE1<6> and PIR1<6> are reserved on the PIC16FR65A, always maintain these bits clear.

# PIC16FR6X

| Address              | Name    | Bit 7                                                                                          | Bit 6              | Bit 5        | Bit 4          | Bit 3          | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |
|----------------------|---------|------------------------------------------------------------------------------------------------|--------------------|--------------|----------------|----------------|--------|--------|--------|-------------------------|------------------------------------------------|
| <b>Bank 1</b>        |         |                                                                                                |                    |              |                |                |        |        |        |                         |                                                |
| 80h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |              |                |                |        |        |        | 0000 0000               | 0000 0000                                      |
| 81h                  | OPTION  | RBP <sub>U</sub>                                                                               | INTEDG             | T0CS         | T0SE           | PSA            | PS2    | PS1    | PS0    | 1111 1111               | 1111 1111                                      |
| 82h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte                                                  |                    |              |                |                |        |        |        | 0000 0000               | 0000 0000                                      |
| 83h <sup>(1)</sup>   | STATUS  | IRP <sup>(4)</sup>                                                                             | RP1 <sup>(4)</sup> | RP0          | T <sub>O</sub> | P <sub>D</sub> | Z      | DC     | C      | 0001 1xxx               | 000q quuu                                      |
| 84h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer                                                           |                    |              |                |                |        |        |        | xxxx xxxx               | uuuu uuuu                                      |
| 85h                  | TRISA   | PORTA Data Direction Register                                                                  |                    |              |                |                |        |        |        | --11 1111               | --11 1111                                      |
| 86h                  | TRISB   | PORTB Data Direction Register                                                                  |                    |              |                |                |        |        |        | 1111 1111               | 1111 1111                                      |
| 87h                  | TRISC   | PORTC Data Direction Register                                                                  |                    |              |                |                |        |        |        | 1111 1111               | 1111 1111                                      |
| 88h                  | TRISD   | PORTD Data Direction Register                                                                  |                    |              |                |                |        |        |        | 1111 1111               | 1111 1111                                      |
| 89h                  | TRISE   | IBF                                                                                            | OBF                | IBOV         | PSPMODE        |                | TRISE2 | TRISE1 | TRISE0 | 0000 -111               | 0000 -111                                      |
| 8Ah <sup>(1,2)</sup> | PCLATH  | Write Buffer for the upper 5 bits of the Program Counter                                       |                    |              |                |                |        |        |        | ---0 0000               | ---0 0000                                      |
| 8Bh <sup>(1)</sup>   | INTCON  | GIE                                                                                            | PEIE               | T0IE         | INTE           | RBIE           | T0IF   | INTF   | RBIF   | 0000 000x               | 0000 000u                                      |
| 8Ch                  | PIE1    | PSPIE                                                                                          | (5)                | RCIE         | TXIE           | SSPIE          | CCP1IE | TMR2IE | TMR1IE | 0000 0000               | 0000 0000                                      |
| 8Dh                  | PIE2    |                                                                                                |                    |              |                |                |        |        | CCP2IE | ---- --0                | ---- --0                                       |
| 8Eh                  | PCON    |                                                                                                |                    |              |                |                |        | POR    | BOR    | ---- --p                | ---- --u                                       |
| 8Fh                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 90h                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 91h                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 92h                  | PR2     | Timer2 Period Register                                                                         |                    |              |                |                |        |        |        | 1111 1111               | 1111 1111                                      |
| 93h                  | SSPAD   | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |                    |              |                |                |        |        |        | 0000 0000               | 0000 0000                                      |
| 94h                  | SSPSTAT |                                                                                                |                    | D/ $\bar{A}$ | P              | S              | R/W    | UA     | BF     | --00 0000               | --00 0000                                      |
| 95h                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 96h                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 97h                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 98h                  | TXSTA   | CSRC                                                                                           | TX9                | TXEN         | SYNC           |                | BRGH   | TRMT   | TX9D   | 0000 -010               | 0000 -010                                      |
| 99h                  | SPBRG   | Baud Rate Generator Register                                                                   |                    |              |                |                |        |        |        | 0000 0000               | 0000 0000                                      |
| 9Ah                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 9Bh                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 9Ch                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 9Dh                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 9Eh                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |
| 9Fh                  |         | Unimplemented                                                                                  |                    |              |                |                |        |        |        |                         |                                                |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16FR65A, always maintain these bits clear.

5: PIE1<6> and PIR1<6> are reserved on the PIC16FR65A, always maintain these bits clear.

# PIC16FR6X

---

---

NOTES:

PAGE(S) INTENTIONALLY BLANK

## CONNECTING TO MICROCHIP BBS

Connect worldwide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need CompuServe membership to join Microchip's BBS.**

There is **no charge** for connecting to the BBS, except for a toll charge to the CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14400 bps.

The following connect procedure applies in most locations:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
2. Dial your local CompuServe access number.
3. Depress <ENTER> and a garbage string will appear because CompuServe is expecting a 7E1 setting.
4. Type +, depress <ENTER> and Host Name: will appear.
5. Type **MCHIPBBS**, depress < ENTER > and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:, type

**NETWORK**, depress < ENTER > and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

## ACCESS TO THE INTERNET

Microchip's current WWW address is listed on the back page of this data sheet under Worldwide Sales & Service - Americas - Corporate Office.

### Trademarks:

The Microchip name, logo and PIC are registered trademarks in the U.S.A. and other countries of Microchip Technology Incorporated in the U.S.A.

*FlexROM*, *fuzzyLAB*, PICMASTER, PICSTART and PRO MATE are trademarks of Microchip Technology Incorporated.

*fuzzyTECH* is a registered trademark of Inform Software Corporation.

I<sup>2</sup>C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

## PIC16FR6X PRODUCT IDENTIFICATION SYSTEM

| PART NO. | -XX | X | /XX | XXX |                           | Examples                                                                                                                                                                                                                                                                                                           |
|----------|-----|---|-----|-----|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |     |   |     |     | <b>Pattern:</b>           | ROM Code or Special Requirements                                                                                                                                                                                                                                                                                   |
|          |     |   |     |     | <b>Package:</b>           | PQ = MQFP (Metric PQFP)<br>TQ = TQFP (Thin Quad Flatpack)<br>SO = SOIC<br>SP = Skinny Plastic Carrier<br>SJ = Skinny CERDIP<br>P = PDIP<br>L = PLCC                                                                                                                                                                |
|          |     |   |     |     | <b>Temperature Range:</b> | - = 0°C to +70°C (T for Tape/Reel)<br>I = -40°C to +85°C (S for Tape/Reel)                                                                                                                                                                                                                                         |
|          |     |   |     |     | <b>Frequency Range:</b>   | 04 = 200 kHz (PIC16FR6X-04)<br>04 = 4 MHz<br>10 = 10 MHz<br>16 = 16 MHz<br>20 = 20 MHz                                                                                                                                                                                                                             |
|          |     |   |     |     | <b>Device</b>             | PIC16FR6X :VDD range 4.0V to 6.0V<br>PIC16FR6XT :VDD range 4.0V to 6.0V (Tape/Reel)<br>PIC16LFR6X :VDD range 2.5V to 6.0V<br>PIC16LFR6XT :VDD range 2.5V to 6.0V (Tape/Reel)                                                                                                                                       |
|          |     |   |     |     |                           | a) PIC16FR63 - 04/P 301<br>Commercial Temp.,<br>PDIP Package, 4 MHz,<br>normal VDD limits, QTP<br>pattern #301.<br><br>b) PIC16LFR65 - 041/SO<br>Industrial Temp., SOIC<br>package, 4 MHz,<br>extended VDD limits.<br><br>c) PIC16FR65 - 10I/P<br>Industrial Temp.,<br>PDIP package, 10 MHz,<br>normal VDD limits. |

Please contact your local sales office for exact ordering procedures.

### Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.