COM'L: H-5/7/10/15/25, Q-10/15/25

IND: H-10/15/20/25

MIL: H-10/15/20/25/30

刀

PALCE22V10 Family

24-Pin EE CMOS Versatile PAL Device

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- As fast as 5 ns propagation delay and 142.8 MHz fmax (external)
- Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for Initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flatpack and 28-pin PLCC and LCC packages save space
- 5 ns and 7.5 ns versions utilize split leadframes for improved performance

GENERAL DESCRIPTION


The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is

determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.





CONNECTION DIAGRAMS

Top View

PLCC/LCC SKINNYDIP/SOIC/FLATPACK CLK/Io[24 D Vcc 23 1/09 2 28 27 26 3 2 12 🛮 3 22 N 1/O8 □ 1/O₇ 25 lз 21 1/07 lз[∐ 1/O₆ 14 6 24 14 5 20 1 1/06 23 1/05 ١s 19 I I/Os 1s 🛛 6 GND/NC* NC 22 8 l6 [18 □ I/O₄ [] 1⁄O₄ 21 16 9 17 🛮 17 □ I/O₃ 20 ∐ 1/O₃ 16 🛮 I/O2 17 Is∏ 9 1/02 19 15 1/01 l₈ 13 14 15 16 17 18 110 11 14 1 1/00 13 GND 111 16564C-2

16564C-3

*For -5, this pin must be grounded for guaranteed data sheet performance. If not grounded, AC timing may degrade by about 10%.

Note:

Pin 1 is marked for orientation.

PIN DESIGNATIONS

= Clock

GND = Ground

= Input

1/0 = Input/Output

NC = No Connect


= Supply Voltage Vcc



ORDERING INFORMATION

Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid	Combinations	
PALCE22V10-5	JC	
PALCE22V10H-7	PC, JC, SC	_
PALCE22V10H-10	PC, JC, SC, PI, JI	/5
PALCE22V10Q-10	PC, JC, SC	1
PALCE22V10H-15	PC, JC, SC, Pl, JI	Blank, /5, /4
PALCE22V10Q-15	PC, JC	/5
PALCE22V10H-20	PI, JI	/4
PALCE22V10H-25	PC, JC, SC, PI, JI	
PALCE22V10Q-25	PC, JC	Blank, /4

Valid Combinations


Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

0257526 0035051 332

ORDERING INFORMATION

APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Con	nbinations	<u> </u>
PALCE22V10H-15	E4	<u> </u>
PALCE22V10H-20	Blank.	/BLA, /BKA, /B3A
PALCE22V10H-25	ыапк, Е4	/B3A
PALCE22V10H-30		

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.



PALCE22V10H-15/20/25/30 (Mil)

FUNCTIONAL DESCRIPTION

The PALCE22V10 allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.


The PALCE22V10 has 12 inputs and 10 I/O macrocells. The macrocell Figure 1 allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 1). The configuration choice is made according to the user's design

specification and corresponding programming of the configuration bits So - S1. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

Variable Input/Output Pin Ratio

The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.



0 = Programmed EE bit

1 = Erased (charged) EE bit

16564C-4

Figure 1. Output Logic Macrocell Diagram



Registered Output Configuration

Each macrocell of the PALCE22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from $\overline{\mathbf{Q}}$ of the flip-flop.

Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop $(S_1 = 1)$. In the combinatorial configuration the feedback is from the pin.




Figure 2. Macrocell Configuration Options

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit S_0 in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high ($S_0 = 1$).

Preset/Reset

For initialization, the PALCE22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10 will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the PALCE22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

After programming and verification, a PALCE22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

Programming and Erasing


The PALCE22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The PALCE22V10 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The high-speed PALCE22V10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clear switching.





Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect
to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 1.0 V
DC Output or I/O Pin
Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

(-,
Ambient Temperature (T _A) Operating in Free Air0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	NOH = -3.2 mA VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA		0.4	٧
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
ЫН	Input HIGH Leakage Current	Vin = Vcc, Vcc = Max (Note 2)		10	μА
lı.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = ViL or ViH (Note 2)		10	μΑ
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, V _{CC} = Max, V _{IN} = V _{IL} or V _{IH} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc (Static)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max		125	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		140	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.

 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	• Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	ρF
Соит	Output Capacitance	Vout = 2.0 V	TA = 25°C f = 1 MHz	8	Pi

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

				-5		_	
Parameter Symbol	Parameter De	escription		Min	Max	Unit	
tPD	Input or Feedb	pack to Combinatorial Out	put	1	5	ns	
ts1	Setup Time fro	om Input or Feedback		3		ns	
ts2	Setup Time fro	om SP to Clock		4		ns	
tн	Hold Time			0		ns	
tco	Clock to Outpu	ut		1	4	ns	
tskewr	Skew Between	Skew Between Registered Outputs (Note 3)			0.5	ns	
tar	Asynchronous	Asynchronous Reset to Registered Output			7.5	ns	
tarw	Asynchronous	Asynchronous Reset Width				ns	
tarr	Asynchronous	Reset Recovery Time		4.5		ns	
tspr	Synchronous	Preset Recovery Time		4.5		ns	
twL		LOW		2.5		ns	
twH	Clock Width	HIGH		2.5		ns	
		External Feedback	1/(ts + tco)	142.8		MHz	
fmax	Maximum Frequency	Internal Feedback (fc)	NT)	150		MHz	
	(Note 4)	No Feedback	1/(tw+ + twL)	200		MHz	
tEA	Input to Output Enable Using Product Term Control				6	ns	
ten	Input to Outpu	rt Disable Using Product	Term Control		5.5	ns	

Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. Skew is measured with all outputs switching in the same direction.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

0257526 0035058 797

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 1.0 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 1.0 V
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Latchup Current (TA = 0°C to +75°C) 100 mA

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.7	75 V to ±5 25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lн	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 2)		10	μΑ
lıL	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = ViL or ViH (Note 2)		10	μА
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, Vin = ViL or ViH (Note 2)		100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max T _A = 25°C (Note 3)	-30	-130	mA
lcc (Static)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max		115	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		140	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	Ta = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

					-7			
Parameter				PI	DIP	PL	CC	
Symbol	Parameter D	escription		Min	Max	Min	Max	Unit
tPD	Input or Feed	back to Combinatorial (Output	1	7.5	1	7.5	ns
ts1	Setup Time fr	om Input or Feedback		5		4.5		ns
ts2	Setup Time fr	om SP to Clock		6		6		ns
tH	Hold Time			0		0		ns
tco	Clock to Outp	out		. 1	5	1	4.5	ns
tskewr	Skew Betwee	n Registered Outputs (Registered Outputs (Note 3)		1		1	ns
tar	Asynchronous	s Reset to Registered C	Reset to Registered Output		10		10	ns
tarw	Asynchronous	s Reset Width	Reset Width			7		ns
tarr	Asynchronous	onous Reset Recovery Time				7		ns
tspr	Synchronous	Preset Recovery Time		7		7		ns
twL	Claste Milde	LOW		3.5		3.0		ns
twn	Clock Width	HIGH		3.5		3.0		пѕ
	Maximum	External Feedback	1/(ts + tco)	100		111		MHz
fmax	Frequency	Internal Feedback (fo	CNT)	125		133		MHz
	(Note 4)	No Feedback	1/(twH + twL)	142.8		166		MHz
tEA	Input to Outpu	ut Enable Using Produc	t Term Control		7.5		7.5	ns
ter	Input to Outpu	ut Disable Using Produc	ct Term Control		7.5		7.5	ns

Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. Skew is measured with all outputs switching in the same direction.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

0257526 0035060 345

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect
to Ground
DC Input Voltage0.5 V to Vcc + 1.0 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current (TA = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (Ta) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75	5 V to +5.25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	. V
lн	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 2)		10	μА
fil.	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μА
Іохн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = Vil or Vih (Note 2)		10	μА
lozu	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViL or ViH (Note 2)		-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max T _A = 25° C (Note 3)	-30	-130	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		120	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V	5	pF
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	T			-10			
Symbol	Parameter De	escription		Min	Max	Unit	
tPD	Input or Feed	back to Combinatorial	Output		10	ns	
ts ₁	Setup Time fr	om Input or Feedback		6		ns	
ts2	Setup Time fr	om SP to Clock		7		ns	
tн	Hold Time			0		ns	
tco	Clock to Outp	ut			6	ns	
tar	Asynchronous	s Reset to Registered (Dutput		13	ns	
tarw	Asynchronous	s Reset Width		8		ns	
tarr	Asynchronous	us Reset Recovery Time		8		ns	
tspr	Synchronous	Preset Recovery Time		8		ns	
twL		LOW		4		ns	
twн	Clock Width	HIGH		4		ns	
	Maximum	External Feedback	1/(ts + tco)	83.3		MHz	
fMAX	Frequency	Internal Feedback (f	CNT)	110		MHz	
	(Note 3)	No Feedback	1/(tw+ twL)	125		MHz	
t EA	Input to Output Enable Using Product Term Control		ct Term Control		10	ns	
ten	Input to Outpu	ut Disable Using Produ	ct Term Control		9	ns	

Notes:

0257526 0035062 118

^{2.} See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V
Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
liн	Input HIGH Leakage Current	Vin = Vcc, Vcc = Max (Note 2)		10	μА
lı.	Input LOW Leakage Current	ViN = 0 V, Vcc = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = ViL or ViH (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViL or ViH (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 3)	-30	-130	mA
Icc (Static)	Supply Current	V _{IN} = 0 V, Outputs Open (Iout = 0 mA), Vcc = Max (Note 4)		55	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- This parameter is guaranteed worst case under test condition. Refer to the Icc vs. frequency graph for typical Icc characteristics.



Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V Ta = 25°C	5	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	Pi

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

				-	10			
Parameter Symbol	Parameter Description			Min	Max	Unit		
tPD	Input or Feedb	pack to Combinatorial Out	tput		10	ns		
ts	Setup Time fro	om Input, Feedback or SF	to Clock	6		ns		
tH	Hold Time			0		пѕ		
tco	Clock to Outpo	ut			6	ns		
tar	Asynchronous	Reset to Registered Out	put		13	ns		
tarw	Asynchronous	Reset Width		8		ns		
tarr	Asynchronous	Reset Recovery Time	Reset Recovery Time		8	8		ns
tspr	Synchronous	reset Recovery-Time		8		ns		
twL		LOW		4		ns		
twn	Clock Width	HIGH		4		ns		
····	Maximum	External Feedback	1/(ts + tco)	83		MHz		
fmax	Frequency	Internal Feedback (fc)	v T)	110		MHz		
	(Note 3)	No Feedback	1/(tw+ + twL)	125		MHz		
tea	Input to Outpu	t Enable Using Product T	erm Control		10	ns		
ter	Input to Outpu	t Disable Using Product 1	Ferm Control		9	ns		

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{2.} See Switching Test Circuit for test conditions.

^{3.} These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect
to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin
Voltage
Static Discharge Voltage 2001 V
Latchup Current ($T_A = 0$ °C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

Commercial (C) Devices

· · · · · · · · · · · · · · · · · · ·
Ambient Temperature (T _A) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground (H/Q-15) +4.75 V to +5.25 V
Supply Voltage (Vcc) with Respect to Ground (H/Q-25) +4.5 V to +5.5 V
Operating Ranges define those limits between which the func-

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voitage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lн	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 2)		10	μА
kı	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = ViL or ViH (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, Vin = ViL or ViH (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open H (lout = 0 mA), Vcc = Max Q		90 55	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and IOZL (or I_{IH} and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.

 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.







Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	Vin = 2.0 V	Vcc = 5.0 V	5	ρF
Соит	Output Capacitance	Vouт = 2.0 V	TA = 25°C f = 1 MHz	8	pr

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

				-1:	5	-2	5	
Parameter Symbol	Parameter De	escription		Min	Max	Min	Max	Unit
tPD	Input or Feedl	back to Combinatorial Out	put		15		25	ns
ts	Setup Time fro	om Input, Feedback or SP	to Clock	10		15		ns
tн	Hold Time			0		0		ns
tco	Clock to Outp	Clock to Output			10		15	ns
tar	Asynchronous	s Reset to Registered Output			20		25	ns
tanw	Asynchronous	s Reset Width		15		25		ns
tarr	Asynchronous	s Reset Recovery Time		10		25		ns
tspr	Synchronous	Preset Recovery Time		10		25		ns
twL		LOW		8		13		ns
twn	Clock Width	HIGH		8		13		ns
f MAX	Maximum	External Feedback	1/(ts + tco)	50		33.3		MHz
	Frequency (Note 3)	Internal Feedback (fcnt)		58.8		35.7		MHz
tEA	Input to Outpu	ut Enable Using Product Term Control			15		25	ns
ter	Input to Outpu	t Disable Using Product Term Control			15		25	ns

Notes:

0257526 0035066 863 📟

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{2.} See Switching Test Circuit for test conditions.

^{3.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect
to Ground
DC Input Voltage $\dots -0.5 \text{ V}$ to Vcc + 0.5 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ($T_A = -40$ °C to +85°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Industrial (I) Devices

Supply Voltage (Vcc) with Respect to Ground +4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Descript	ion	Test Condition	s	Min	Max	Unit
Vон	Output HIGH Voltage	9	lон = −3.2 mA	VIN = VIHOR VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	,	loL = 16 mA	VIN = VIH or VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage		Guaranteed Inpo		2.0		٧
VIL	Input LOW Voltage		Guaranteed Inpo Voltage for all In			0.8	٧
li u	Input HIGH Leakage	Current	VIN = Vcc, Vcc = Max (Note 2)			10	μА
lıL	Input LOW Leakage	Current	VIN = 0 V, Vcc = Max (Note 2)			-100	μА
lozн	Off-State Output Lea Current HIGH	ıkage	Vout = Vcc, Vc Vin = Vil or Vih	- ,		10	μА
lozi	Off-State Output Lea Current LOW	kage	Vout = 0 V, Vcc Vin = Vil. or ViH	•		-100	μА
Isc	Output Short-Circuit Current		Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 3)		-30	-130	mA
kcc (Static)	Supply Current	H-20/25 H-10/15	VIN = 0 V, Outputs Open (IOUT = 0 mA), Vcc = Max			100 110	mA
lcc (Dynamic)	Supply Current		VIN = 0 V, Outputs Open (IOUT = 0 mA), Vcc = Max, f = 15 MHz			130	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.





Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vouτ = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				-1	0	-	15	-:	20	-:	25	
Symbol	ŧ	Parameter Description			Max	Min	Max	Min	Max	Min	Max	Unit
tPD	Input or Feed	back to Combinatoria	l Output		10		15		20		25	ns
ts	Setup Time f	rom Input, Feedback o	or SP to Clock	7		10		12		15		ns
tн	Hold Time			0		0		0		0		ns
tco	Clock to Out	out .			6		10		12		15	ns
tar	Asynchronou	s Reset to Registered	Output		13		20		25		25	กร
tarw	Asynchronou	us Reset Width		8		15		20		25		ns
tarr	Asynchronou	us Reset Recovery Time		8		10		20		25		ns
tspr	Synchronous	s Preset Recovery Time		8		10		14		25		ns
twL	Clock Width	LOW		4		8		10		13		ns
twn	Clock Width	HIGH		4		8		10		13		ns
	Maximum	External Feedback	1/(ts + tco)	83.3		50		41.6		33.3		MHz
fmax	Frequency	Internal Feedback (fe	CNT)	110		58.8		45.4		35.7		MHz
	(Note 3)	No Feedback 1/(tw+ + twL)		125		83.3		50		38.5		MHz
tea.	Input to Output Enable Using Product Term Control			10		15		20		25	ns	
tER	Input to Outp Term Control	ut Disable Using Prod	uct		9		15		20		25	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 1.0 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (TA = -55°C to +125°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Military (M) Devices (Note 1)

Operating Case	
Temperature (Tc)	55°C to +125°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Note:

 Military products are tested at T_C = +25°C, +125°C and -55°C, per MIL-STD-883.

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit	
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIHOR				
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH or VI VCC = Min	IOL = 12 mA VIN = VIH or VIL Vcc = Min			
ViH	Input HIGH Voltage		Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)			
VIL	Input LOW Voltage	Guaranteed Input Logical LO Voltage for all Inputs (Note 3)		0.8	٧	
lин	Input HIGH Leakage Current	VIN = 5.5 V, VCC = Max (Note		10	μА	
lıL	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 4)		-100	μА
lozh	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max, Vin = Vil or Vih (Note 4)			10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, Vin = ViH or ViL (Note 4)		-100	μА	
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 5)	-50	-135	mA	
lcc	Supply Current	Vin = 0 V, Outputs Open	-15/-20		120	mA
		(lout = 0 mA), Vcc = Max	-25/-30		100	

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages
 with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values
 without suitable equipment.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where I_{SC} may be affected.





Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	8	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	9	ρF

Note:

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)


Parameter			-1	5	-:	20	-2	25	4	30	
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tPD	input or Feedbac	k to Combinatorial Output		15		20		25		30	ns
ts	Setup Time from to Clock	Input, Feedback or SP	12		15		18		20		ns
tн	Hold Time (Note	3)	0		0		0		0		ns
tco	Clock to Output			12		15		20		20	ns
tar	Asynchronous Reset to Registered Output			20		25		25		30	ns
tarw	Asynchronous Reset Width (Note 3)		15		20		25		30		ns
tarr	Asynchronous Reset Recovery Time (Note 3)		15		20		25		30		ns
tspr	Synchronous Pre	eset Recovery Time	15		20		25		30		ns
twL	OLI- MAT-IN-	LOW	8		15		15		15		ns
twn	Clock Width	HIGH	8		15		15		15		ns
fmax	Maximum Frequency	External Feedback 1/(ts + tco)	41.6		33.3		26.3		25		MHz
	(Note 3)	Internal Feedback (fcnt)	53		40		32.2		25		MHz
tea	Input to Output Enable Using Product Term Control (Note 3)			15		20		25		25	ns
ter	Input to Output Disable Using Product Term Control (Note 3)			15		20		25		25	ns


These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 7, 8, 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.


These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

SWITCHING WAVEFORMS











Input to Output Disable/Enable





- 1. $V_T = 1.5 V$.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT




			Comm	nercial Military Measur		Measured	
Specification	S ₁	CL	R ₁	R ₂	R ₁	R ₂	Output Value
tpp, tco	Closed			All except H-5/7:			1.5 V
tEA	Z → H: Open Z → L: Closed	50 pF	300 Ω	390 Ω	390 Ω	750 Ω	1.5 V
ter	H →Z: Open L →Z: Closed	5 pF		H-5/7: 300 Ω		:	H →Z: V _{OH} = 0.5 V L →Z: V _{OL} + 0.5 V

I 0257526 0035072 067 📟

TYPICAL Icc CHARACTERISTICS

 $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$



The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for l_{CC} . From this midpoint, a designer may scale the l_{CC} graphs up or down to estimate the l_{CC} requirements for a particular design.



ENDURANCE CHARACTERISTICS


The PALCE22V10 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.


Endurance Characteristics

Symbol	Parameter	Test Conditions	Min	Unit
ton	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature (Military)	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input




Bus-Friendly Inputs

The PALCE22V10H-15/25, Q-25 (Com'l) and H-20 (Ind) inputs and I/O loop back to the input after the second stage of the input buffer. This configuration reinforces

the state of the input and pulls the voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, see below.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /4 DEVICES*



Device	Rev. Letter
PALCE22V10H-15	
PALCE22V10H-20	Н
PALCE22V10H-25	
PALCE22V10Q-25	I

■ 0257526 0035075 876 ■ PALCE22V10 Family

2-321




ROBUSTNESS FEATURES


The PALCE22V10X-X/5 devices have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the /5 version. Selected /4 devices are also being retrofitted with these robustness features. See the chart below for device listing.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION AND SELECTED /4 DEVICES*



Typical Input



Typical Output

Device	Rev Letter
PALCE22V10H-15	D
PALCE22V10H-25	D
PALCE22V10Q-25	F

Topside Marking:

AMD CMOS PLD's are marked on top of the package in the following manner:

PALCEXXXX

Datecode (3 numbers) Lot ID (4 characters) -- (Rev Letter) The Lot ID and Rev Letter are separated by two spaces.

0257526 0035076 702 🞟

2-322

PALCE22V10 Family




POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

Vcc can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description		Max	Unit
tpR	Power-up Reset Time		1000	ns
ts ·	Input or Feedback Setup Time		See Switching Characteristics	
twL	Clock Width LOW			



Power-Up Reset Waveform



TYPICAL THERMAL CHARACTERISTICS PALCE22V10/4 (PALCE22V10H-15)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	Parameter Description	SKINNYDIP	PLCC	Unit	
θјс	Thermal impedance, junction to case		15	16	°C/W
θја	Thermal impedance, junction to ambient		72	54	∘c/w
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	67	49	∘C/W
		400 lfpm air	60	43	°C/W
		600 lfpm air	53	37	· °C/W
		800 lfpm air	46	31	°C/W

PALCE22V10/5 (PALCE22V10H-10)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	Parameter Description	SKINNYDIP	PLCC	Unit	
θјс	Thermal impedance, junction to case		20	18	°C/W
θja	Thermal impedance, junction to ambient		73	55	°C/W
θ _{јта}	Thermal impedance, junction to ambient with air flow	200 lfpm air	66	48	°C/W
		400 lfpm air	61	43	∘c/w
		600 lfpm air	55	40	°C/W
		800 lfpm air	52	37	°C/W

Plastic θjc Considerations

The data listed for plastic θ jc are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.



DATA SHEET REVISION SUMMARY FOR PALCE22V10 Family

Title

Included H-10/15/20/25 (Ind)

Connections Diagram

For PLCC, Changed Pin 22 to include GND/NC* and included note that pin should be grounded to guarantee performance.

Ordering Information

Updated Valid Combinations table to include:

PALCE22V10H-10	PI,JI	/5
PALCE22V10H-15	PI,JI	/5
PALCE22V10H-20	PI,JI	/4
PALCE22V10H-25	PI,JI	/4

DC and Switching Characteristics

For PALCE22V10H-10/15/20/25

■ added Industrial Operating Ranges

For PALCE22V10H-15/20/25/30 (Mil)

■ changed I_{IL} and I_{OZL} Max from −10 μA to −100 μA

For PALCE22V10H-15 (Mil)

- changed tco Max from 8 ns to 12 ns
- changed f_{MAX} (external) from 50 to 41.6

For PALCE22V10H-20 (Mil)

■ changed t_{WL} and t_{WH} from 10 ns to 15 ns Included Bus-Friendly Inputs section

Topside Marking

For PALCE22V10Q-25

changed rev. letter from B to F