GTL2008

12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs

Rev. 04 — 19 February 2010

Product data sheet

1. General description

The GTL2008 is a customized translator between dual Xeon processors, Platform Health Management, South Bridge and Power Supply LVTTL and GTL signals.

Functionally and footprint identical to the GTL2007, the GTL2008 LVTTL and GTL outputs were changed to put them into a high-impedance state when EN1 and EN2 are LOW, with the exception of 11BO because its normal state is LOW, so it is forced LOW. EN1 and EN2 will remain LOW until V_{CC} is at normal voltage, the other inputs are in valid states and VREF is at its proper voltage to assure that the outputs will remain high-impedance through power-up.

The GTL2008 has the enable function that disables the error output to the monitoring agent for platforms that monitor the individual error conditions from each processor. This enable function can be used so that false error conditions are not passed to the monitoring agent when the system is unexpectedly powered down. This unexpected power-down could be from a power supply overload, a CPU thermal trip, or some other event of which the monitoring agent is unaware.

A typical implementation would be to connect each enable line to the system power good signal or the individual enables to the VRD power good for each processor.

Typically Xeon processors specify a V_{TT} of 1.1 V to 1.2 V, as well as a nominal V_{ref} of 0.73 V to 0.76 V. To allow for future voltage level changes that may extend V_{ref} to 0.63 of V_{TT} (minimum of 0.693 V with V_{TT} of 1.1 V) the GTL2008 allows a minimum V_{ref} of 0.66 V. Characterization results show that there is little DC or AC performance variation between these V_{ref} levels.

2. Features and benefits

- Operates as a GTL to LVTTL sampling receiver or LVTTL to GTL driver
- Operates at GTL-/GTL/GTL+ signal levels
- EN1 and EN2 disable error output
- All LVTTL and GTL outputs are put in a high-impedance state when EN1 and EN2 are LOW
- 3.0 V to 3.6 V operation
- LVTTL I/O not 5 V tolerant
- lacksquare Series termination on the LVTTL outputs of 30 Ω
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101



GTL translator with power good control and high-impedance outputs

- Latch-up testing is done to JEDEC Standard JESD78 Class II, Level A which exceeds 500 mA
- Package offered: TSSOP28

3. Quick reference data

Table 1. Quick reference data

 $T_{amb} = 25 \, ^{\circ}\text{C}$

Parameter	Conditions	Min	Тур	Max	Unit
input/output capacitance	A port; $V_O = 3.0 \text{ V or } 0 \text{ V}$	-	2.5	3.5	pF
	B port; $V_0 = V_{TT}$ or 0 V	-	1.5	2.5	pF
3 V; V _{TT} = 1.1 V					
LOW to HIGH	nA to nBI; see Figure 4	1	4	8	ns
propagation delay	nBI to nA or nAO (open-drain outputs); see Figure 14	2	13	18	ns
HIGH to LOW propagation delay	nA to nBI; see Figure 4	2	5.5	10	ns
	nBI to nA or nAO (open-drain outputs); see Figure 14	2	4	10	ns
6 V; V _{TT} = 1.2 V					
LOW to HIGH	nA to nBI; see Figure 4	1	4	8	ns
propagation delay	nBI to nA or nAO (open-drain outputs); see Figure 14	2	13	18	ns
HIGH to LOW	nA to nBI; see Figure 4	2	5.5	10	ns
propagation delay	nBI to nA or nAO (open-drain outputs); see Figure 14	2	4	10	ns
	input/output capacitance 3 V; V _{TT} = 1.1 V LOW to HIGH propagation delay HIGH to LOW propagation delay 6 V; V _{TT} = 1.2 V LOW to HIGH propagation delay HIGH to LOW	input/output capacitance A port; $V_O = 3.0 \text{ V or } 0 \text{ V}$ B port; $V_O = V_{TT} \text{ or } 0 \text{ V}$ B port; $V_O = V_{TT} \text{ or } 0 \text{ V}$ LOW to HIGH propagation delay nA to nBI; see Figure 4 nBI to nA or nAO (open-drain outputs); see Figure 14 HIGH to LOW propagation delay nA to nBI; see Figure 4 nBI to nA or nAO (open-drain outputs); see Figure 14 V V V T = 1.2 V LOW to HIGH propagation delay nA to nBI; see Figure 4 nBI to nA or nAO (open-drain outputs); see Figure 14 nBI to nA or nAO (open-drain outputs); see Figure 14 nBI to nA or nAO (open-drain outputs); see Figure 14 nA to nBI; see Figure 4 nBI to nA or nAO (open-drain outputs); see Figure 14 nBI to nA or nAO (open-drain outputs);	input/output capacitance A port; $V_O = 3.0 \text{ V or } 0 \text{ V}$ B port; $V_O = V_{TT} \text{ or } 0 \text{ V}$ LOW to HIGH propagation delay	input/output capacitance A port; $V_O = 3.0 \text{ V or } 0 \text{ V}$ B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 A port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B port; $V_O = V_{TT}$ or 0 V - 2.5 B port; $V_O = V_{TT}$ or 0 V - 2.5 B port; $V_O = V_{TT}$ or 0 V - 3.5 B port; $V_O = V_{TT}$ or 0 V - 4 B port; $V_O = V_{TT}$ or 0 V - 5.5 B port; $V_O = V_{TT}$ or 0 V - 1.5 B	input/output capacitance $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

4. Ordering information


Table 2. Ordering information

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}$

Туре	Topside	Package				
number	mark	Name	Description	Version		
GTL2008PW	GTL2008	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1		

GTL translator with power good control and high-impedance outputs

5. Functional diagram




- (1) The enable on 7BO1/7BO2 include a delay that prevents the transient condition where 5BI/6BI go from LOW to HIGH, and the LOW to HIGH on 5A/6A lags up to 100 ns from causing a LOW glitch on the 7BO1/7BO2 outputs.
- (2) The 11BO output is driven LOW after V_{CC} is powered up with EN2 LOW to prevent reporting of a fault condition before EN2 goes HIGH.

Fig 1. Logic diagram of GTL2008

GTL translator with power good control and high-impedance outputs

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
VREF	1	GTL reference voltage
1AO	2	data output (LVTTL), open-drain
2AO	3	data output (LVTTL), open-drain
5A	4	data input/output (LVTTL), open-drain
6A	5	data input/output (LVTTL), open-drain
EN1	6	enable input (LVTTL)
11BI	7	data input (GTL)
11A	8	data input/output (LVTTL), open-drain
9BI	9	data input (GTL)
ЗАО	10	data output (LVTTL), open-drain
4AO	11	data output (LVTTL), open-drain
10AI1	12	data input (LVTTL)
10AI2	13	data input (LVTTL)
GND	14	ground (0 V)
9AO	15	data output (LVTTL), 3-state
10BO2	16	data output (GTL)
10BO1	17	data output (GTL)
4BI	18	data input (GTL)
3BI	19	data input (GTL)

GTL translator with power good control and high-impedance outputs

 Table 3.
 Pin description ...continued

Symbol	Pin	Description
6BI	20	data input (GTL)
5BI	21	data input (GTL)
11BO	22	data output (GTL)
EN2	23	enable input (LVTTL)
7BO2	24	data output (GTL)
7BO1	25	data output (GTL)
2BI	26	data input (GTL)
1BI	27	data input (GTL)
V_{CC}	28	positive supply voltage

7. Functional description

Refer to Figure 1 "Logic diagram of GTL2008".

7.1 Function tables

Table 4. GTL input signals

H = HIGH voltage level; L = LOW voltage level.

Input	Output ^[1]
1BI/2BI/3BI/4BI/9BI	1AO/2AO/3AO/4AO/9AO
L	L
Н	Н

^{[1] 1}AO, 2AO, 3AO, 4AO and 5A/6A condition changed by ENn power good signal as described in <u>Table 5</u> and <u>Table 6</u>.

Table 5. EN1 power good signal

H = HIGH voltage level; L = LOW voltage level.

EN1	1AO and 2AO	5A
L	1BI and 2BI disconnected (high-Z)	5BI disconnected
Н	follows BI	5BI connected

Table 6. EN2 power good signal

H = HIGH voltage level; L = LOW voltage level.

EN2	3AO and 4AO	6A
L	3BI and 4BI disconnected (high-Z)	6BI disconnected
Н	follows BI	6BI connected

GTL translator with power good control and high-impedance outputs

Table 7. SMI signals

H = HIGH voltage level; L = LOW voltage level; X = Don't care.

Inputs	Output		
10AI1/10AI2	EN2	9BI	10BO1/10BO2
L	Н	L	L
L	Н	Н	L
Н	Н	L	L
Н	Н	Н	Н
L	L	Χ	L
Н	L	Χ	Н

Table 8. PROCHOT signals

H = HIGH voltage level; L = LOW voltage level.

Input	Input/output	Output
5BI/6BI	5A/6A (open-drain)	7BO1/7BO2
L	L	H[1]
Н	<u>[2]</u>	L
Н	Н	Н

^[1] The enable on 7BO1/7BO2 includes a delay that prevents the transient condition where 5BI/6BI go from LOW to HIGH, and the LOW to HIGH on 5A/6A lags up to 100 ns from causing a low glitch on the 7BO1/7BO2 outputs.

Table 9. NMI signals

H = HIGH voltage level; L = LOW voltage level; X = Don't care.

Inputs		Input/output	Output
11BI	EN2	11A (open-drain)	11BO
L	Н	Н	L
L	Н	<u>[1]</u>	Н
Н	Н	L	Н
Χ	L	Н	L
Χ	L	<u>[1]</u>	Н


^[1] Open-drain input/output terminal is driven to logic LOW state by other driver.

^[2] Open-drain input/output terminal is driven to logic LOW state by other driver.

GTL2008 NXP Semiconductors

GTL translator with power good control and high-impedance outputs

Application design-in information



HIGH. All other outputs, both GTL and LVTTL, require pull-up resistors because they are open-drain.

Fig 3. **Typical application**

GTL translator with power good control and high-impedance outputs

9. Limiting values

Table 10. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-	-50	mA
VI	input voltage	A port (LVTTL)	$-0.5^{[1]}$	+4.6	V
		B port (GTL)	$-0.5^{[1]}$	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Vo	output voltage	output in OFF or HIGH state; A port	$-0.5^{[1]}$	+4.6	V
		output in OFF or HIGH state; B port	$-0.5^{[1]}$	+4.6	V
I _{OL}	LOW-level output current[2]	A port	-	32	mA
		B port	-	30	mA
I _{OH}	HIGH-level output current[3]	A port	-	-32	mA
T _{stg}	storage temperature		-60	+150	°C
T _{j(max)}	maximum junction temperature		<u>[4]</u> _	+125	°C

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

10. Recommended operating conditions

Table 11. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		3.0	3.3	3.6	V
V_{TT}	termination voltage	GTL	-	1.2	-	V
V_{ref}	reference voltage	GTL	0.64	8.0	1.1	V
VI	input voltage	A port	0	3.3	3.6	V
		B port	0	V_{TT}	3.6	V
V_{IH}	HIGH-level input voltage	A port and ENn	2	-	-	V
		B port	$V_{ref} + 0.050$	-	-	V
V_{IL}	LOW-level input voltage	A port and ENn	-	-	0.8	V
		B port	-	-	$V_{ref}-0.050$	V
I _{OH}	HIGH-level output current	A port	-	-	–16	mA
I _{OL}	LOW-level output current	A port	-	-	16	mA
		B port	-	-	15	mA
T _{amb}	ambient temperature	operating in free-air	-40	-	+85	°C

^[2] Current into any output in the LOW state.

^[3] Current into any output in the HIGH state.

^[4] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

GTL translator with power good control and high-impedance outputs

11. Static characteristics

Table 12. Static characteristics

Recommended operating conditions; voltages are referenced to GND (ground = 0 V). T_{amb} = -40 °C to +85 °C

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V_{OH}	HIGH-level output	9AO; V_{CC} = 3.0 V to 3.6 V; I_{OH} = $-100~\mu A$	[2]	$V_{CC}-0.2$	3.0	-	V
	voltage	9AO; $V_{CC} = 3.0 \text{ V}$; $I_{OH} = -16 \text{ mA}$	[2]	2.1	2.3	-	V
V_{OL}	LOW-level output	A port; $V_{CC} = 3.0 \text{ V}$; $I_{OL} = 4 \text{ mA}$	[2]	-	0.15	0.4	V
	voltage	A port; $V_{CC} = 3.0 \text{ V}$; $I_{OL} = 8 \text{ mA}$	[2]	-	0.3	0.55	V
		A port; $V_{CC} = 3.0 \text{ V}$; $I_{OL} = 16 \text{ mA}$	[2]	-	0.6	0.8	V
		B port; $V_{CC} = 3.0 \text{ V}$; $I_{OL} = 15 \text{ mA}$	[2]	-	0.13	0.4	V
I _{OH}	HIGH-level output current	open-drain outputs; A port other than 9AO; $V_O = V_{CC}$; $V_{CC} = 3.6 \text{ V}$		-	-	±1	μА
I	input current	A port; $V_{CC} = 3.6 \text{ V}$; $V_I = V_{CC}$		-	-	±1	μΑ
		A port; $V_{CC} = 3.6 \text{ V}$; $V_{I} = 0 \text{ V}$		-	-	±1	μΑ
		B port; $V_{CC} = 3.6 \text{ V}$; $V_I = V_{TT} \text{ or GND}$		-	-	±1	μΑ
I _{CC}	supply current	A or B port; V_{CC} = 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 mA		-	8	12	mA
ΔI _{CC} [3]	additional supply current	per input; A port or control inputs; $V_{CC} = 3.6 \text{ V}$; $V_I = V_{CC} - 0.6 \text{ V}$		-	-	500	μА
C _{io}	input/output	A port; $V_0 = 3.0 \text{ V}$ or 0 V		-	2.5	3.5	pF
	capacitance	B port; $V_O = V_{TT}$ or 0 V		-	1.5	2.5	pF

^[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

^[2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^[3] This is the increase in supply current for each input that is at the specified LVTTL voltage level rather than V_{CC} or GND.

GTL translator with power good control and high-impedance outputs

12. Dynamic characteristics

Table 13. Dynamic characteristics

 $V_{CC} = 3.3 \ V \pm 0.3 \ V$

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$V_{ref} = 0.7$	73 V; V _{TT} = 1.1 V					
t _{PLH}	LOW to HIGH propagation delay	nA to nBI; see Figure 4	1	4	8	ns
		9BI to 9AO; see Figure 5	2	5.5	10	ns
		nBI to nA or nAO (open-drain outputs); see Figure 14	2	13	18	ns
		9BI to 10BOn	2	6	11	ns
		11A to 11BO; see Figure 10	1	4	8	ns
		11BI to 11A; see Figure 9	2	7.5	11	ns
		11BI to 11BO	2	8	13	ns
		5BI to 7BO1 or 6BI to 7BO2; see Figure 7	4	7	12	ns
t _{PHL}	HIGH to LOW propagation delay	nA to nBI; see Figure 4	2	5.5	10	ns
		9BI to 9AO; see Figure 5	2	5.5	10	ns
		nBI to nA or nAO (open-drain outputs); see Figure 14	2	4	10	ns
		9BI to 10BOn	2	6	11	ns
		11A to 11BO; see Figure 10	1	5.5	10	ns
		11BI to 11A; see Figure 9	2	8.5	13	ns
		11BI to 11BO	[2] 2	14	21	ns
		5BI to 7BO1 or 6BI to 7BO2; see Figure 7	100	205	350	ns
t _{PLZ}	LOW to OFF-state propagation delay	EN1 to nAO or EN2 to nAO; see Figure 8	1	3	10	ns
		EN1 to 5A (I/O) or EN2 to 6A (I/O); see Figure 8	1	3	7	ns
t _{PZL}	OFF-state to LOW propagation delay	EN1 to nAO or EN2 to nAO; see Figure 8	2	7	10	ns
		EN1 to 5A (I/O) or EN2 to 6A (I/O); see Figure 8	2	7	10	ns
t _{PHZ}	HIGH to OFF-state propagation delay	EN2 to 9AO; see Figure 11	2	5	10	ns
t _{PZH}	OFF-state to HIGH propagation delay	EN2 to 9AO; see Figure 11	1	4	10	ns

GTL translator with power good control and high-impedance outputs

Table 13. Dynamic characteristics ...continued $V_{CC} = 3.3 \ V \pm 0.3 \ V$

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$V_{ref} = 0.7$	76 V; V _{TT} = 1.2 V					
t _{PLH}	LOW to HIGH propagation delay	nA to nBI; see Figure 4	1	4	8	ns
		9BI to 9AO; see Figure 5	2	5.5	10	ns
		nBI to nA or nAO (open-drain outputs); see Figure 14	2	13	18	ns
		9BI to 10BOn	2	6	11	ns
		11A to 11BO; see Figure 10	1	4	8	ns
		11BI to 11A; see Figure 9	2	7.5	11	ns
		11BI to 11BO	2	8	13	ns
		5BI to 7BO1 or 6BI to 7BO2; see Figure 7	4	7	12	ns
t _{PHL}	HIGH to LOW propagation delay	nA to nBI; see Figure 4	2	5.5	10	ns
		9BI to 9AO; see Figure 5	2	5.5	10	ns
		nBI to nA or nAO (open-drain outputs); see Figure 14	2	4	10	ns
		9BI to 10BOn	2	6	11	ns
		11A to 11BO; see Figure 10	1	5.5	10	ns
		11BI to 11A; see Figure 9	2	8.5	13	ns
		11BI to 11BO	2 2	14	21	ns
		5BI to 7BO1 or 6BI to 7BO2; see Figure 7	100	205	350	ns
t_{PLZ}	LOW to OFF-state propagation delay	EN1 to nAO or EN2 to nAO; see Figure 8	1	3	10	ns
		EN1 to 5A (I/O) or EN2 to 6A (I/O); see Figure 8	1	3	7	ns
t _{PZL}	OFF-state to LOW propagation delay	EN1 to nAO or EN2 to nAO; see Figure 8	2	7	10	ns
		EN1 to 5A (I/O) or EN2 to 6A (I/O); see Figure 8	2	7	10	ns
t _{PHZ}	HIGH to OFF-state propagation delay	EN2 to 9AO; see Figure 11	2	5	10	ns
t _{PZH}	OFF-state to HIGH propagation delay	EN2 to 9AO; see Figure 11	2	4	10	ns


^[1] All typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.


^[2] Includes ~7.6 ns RC rise time of test load pull-up on 11A, 1.5 k Ω pull-up and 21 pF load on 11A has about 23 ns RC rise time.

GTL translator with power good control and high-impedance outputs

12.1 Waveforms

 $V_M = 1.5 \ V$ at $V_{CC} \geq 3.0 \ V$ for A ports; $V_M = V_{ref}$ for B ports.





PRR \leq 10 MHz; Z_0 = 50 Ω ; $t_r \leq$ 2.5 ns; $t_f \leq$ 2.5 ns

Fig 5. Propagation delay, 9BI to 9AO




Fig 7. 5BI to 7BO1 or 6BI to 7BO2




Fig 6. nBl to nA (I/O) or nBl to nAO open-drain outputs





Fig 8. EN1 to 5A (I/O) or EN2 to 6A (I/O) or EN1 to nAO or EN2 to nAO

GTL translator with power good control and high-impedance outputs



GTL translator with power good control and high-impedance outputs

13. Test information




Fig 12. Load circuit for A outputs (9AO)




Fig 13. Load circuit for B outputs




Fig 14. Load circuit for open-drain LVTTL I/O and open-drain outputs




Fig 15. Load circuit for 9AO OFF-state to LOW and LOW to OFF-state

R_L — Load resistor

C_L — Load capacitance; includes jig and probe capacitance

 R_{T} — Termination resistance; should be equal to Z_{o} of pulse generators.


GTL2008 NXP Semiconductors

GTL translator with power good control and high-impedance outputs

14. Package outline

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1



UNIT	max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT361-1		MO-153				99-12-27 03-02-19	

Fig 16. Package outline SOT361-1 (TSSOP28)

GTL translator with power good control and high-impedance outputs

15. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

15.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

GTL translator with power good control and high-impedance outputs

15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 17</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 14 and 15

Table 14. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		


Table 15. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 17.

GTL translator with power good control and high-impedance outputs



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

16. Abbreviations

Table 16. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
CPU	Central Processing Unit
DUT	Device Under Test
ESD	ElectroStatic Discharge
GTL	Gunning Transceiver Logic
НВМ	Human Body Model
LVTTL	Low Voltage Transistor-Transistor Logic
MM	Machine Model
PRR	Pulse Rate Repetition
TTL	Transistor-Transistor Logic
VRD	Voltage Regulator Down

GTL translator with power good control and high-impedance outputs

17. Revision history

Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
GTL2008_4	20100219	Product data sheet	-	GTL2008_3
Modifications:		eatures and benefits", 8 th bu 15" to "150 V MM per JESD2		"200 V MM per
GTL2008_3	20070201	Product data sheet	-	GTL2008_GTL2107_2
GTL2008_GTL2107_2	20060926	Product data sheet	-	GTL2008_1
GTL2008_1	20060502	Product data sheet	-	-

GTL translator with power good control and high-impedance outputs

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

GTL2008_4

GTL translator with power good control and high-impedance outputs

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any

liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

GTL2008 NXP Semiconductors

GTL translator with power good control and high-impedance outputs

20. Contents

1	General description 1
2	Features and benefits
3	Quick reference data 2
4	Ordering information 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning 4
6.2	Pin description 4
7	Functional description 5
7.1	Function tables 5
8	Application design-in information 7
9	Limiting values 8
10	Recommended operating conditions 8
11	Static characteristics 9
12	Dynamic characteristics 10
12.1	Waveforms
13	Test information
14	Package outline
15	Soldering of SMD packages 16
15.1	Introduction to soldering
15.2	Wave and reflow soldering 16
15.3	Wave soldering
15.4	Reflow soldering
16	Abbreviations
17	Revision history
18	Legal information
18.1	Data sheet status 20
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks21
19	Contact information 21
20	Contents 22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.