

# AN8102FBP

## Super High Speed Low Power Consumption 8-Bit A/D Converter

### ■ Overview

The AN8102FBP is a 8-bit A/D converter for measurement which uses the high frequency bipolar process to suppress the power consumption.


It can operate with single power supply of  $-5.2V$  and maximum conversion rate of 125MSPS, realizing the low error rate.

### ■ Features


- 8-bit resolution
- Super high speed : maximum conversion rate of 125 MSPS (min.)
- Low error rate :  $10^{-12}$  tps or lower
- Low input capacitance : 15pF
- Input/Output form : ECL level

### ■ Application Field

- Measuring equipment such as digital oscilloscope
- Image processing



### ■ Block Diagram



■ 6932852 0012972 T33 ■

Panasonic

## ■ Absolute Maximum Rating (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>EE</sub>	-6.0 to +0.3	V
Analogue input voltage	V <sub>IN</sub>	V <sub>EE</sub> to +0.3	V
Digital input voltage	V <sub>CLK/V<sub>CLK</sub></sub>	V <sub>EE</sub> to +0.3	V
Digital output current	I <sub>CLKO/I<sub>D0</sub>~I<sub>D7</sub></sub>	-20	mA
Reference power supply output current	I <sub>RO</sub>	25	mA
Reference resistive current	I <sub>RT/I<sub>RB</sub></sub>	+20/-20	mA
Reference voltage	V <sub>RT/V<sub>RB</sub>/V<sub>RM</sub></sub>	V <sub>EE</sub> to +0.3	V
Power dissipation	P <sub>D</sub>	964*	mW
Operating ambient temperature	T <sub>opr</sub>	-20 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°C

\* Ta=70°C

## ■ Recommended Operating Conditions (Ta=25°C)


Parameter	Symbol	min	typ	max	Unit
Supply voltage	V <sub>EE</sub>	-5.4	-5.2	-5.0	V
Reference voltage	V <sub>RT</sub>	—	0.0	—	V
	V <sub>RB</sub>	—	-2.0	—	V
Analogue input voltage	V <sub>IN</sub>	V <sub>RB</sub>	—	V <sub>RT</sub>	V
Digital input voltage	V <sub>IH</sub>	-1.1	-0.9	—	V
	V <sub>IL</sub>	—	-1.7	-1.5	V
Clock input pulse width *	t <sub>H</sub> /t <sub>L</sub>	—	5	—	ns

\* f<sub>CLK</sub>=100MHz■ Electrical Characteristics (V<sub>EE</sub>= -5.2V, Ta=25°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Supply current	I <sub>EE</sub>		-195	-135	-85	mA
Reference power supply output voltage	V <sub>RO</sub>	I <sub>RO</sub> =10mA, V <sub>RGND</sub> =0V	-2.2	-2.0	-1.8	V
Reference supply current	I <sub>RGND</sub>	Reference power supply output under no Load	0.5	2.0	5	mA
Reference resistive current	I <sub>RT</sub>	V <sub>RT</sub> =0V	4	10	20	mA
	I <sub>RB</sub>	V <sub>RB</sub> =-2.0V	-20	-10	-4	mA
Input bias current	I <sub>IN</sub>	V <sub>IN</sub> =-1.0V	—	120	250	μA
Clock input current	I <sub>IH</sub>	V <sub>CLK</sub> =-1.105V	—	1.0	5.0	μA
Digital output voltage	V <sub>OH</sub>	R <sub>L</sub> =100Ω TO V <sub>T</sub> =-2.0V	-1.1	-0.9	-0.6	V
	V <sub>OL</sub>		-2.0	-1.8	-1.6	V
Linearity error	E <sub>L</sub>	V <sub>RT</sub> -V <sub>RB</sub> =2.0V	—	±0.25	±0.5	LSB
Differential linearity error	E <sub>D</sub>	V <sub>RT</sub> -V <sub>RB</sub> =2.0V	—	±0.25	±0.5	LSB
Maximum conversion rate	F <sub>CMAX</sub>		125	—	—	MHz
Input dynamic range			—	2	—	V <sub>p-p</sub>
Equivalent input impedance *1	R <sub>IN</sub>	V <sub>IN</sub> =-1V	—	350	—	kΩ
Input capacitance *1	C <sub>IN</sub>	V <sub>IN</sub> =-1V	—	15	20	pF
Error rate *1		f <sub>CLK</sub> =125MHz, f <sub>IN</sub> =40.5MHz 8LSB or higher	—	—	10 <sup>-12</sup>	tps
Quantization noise *2	SINAD	f <sub>CLK</sub> =125MHz, f <sub>IN</sub> =10MHz	38	43	—	dB
		f <sub>CLK</sub> =125MHz, f <sub>IN</sub> =50MHz	30	35	—	dB
Input band *1	BWF	V <sub>IN</sub> =2V <sub>p-p</sub> , -3dB	—	125	—	MHz
Clock duty *1	DTY	f <sub>CLK</sub> =125MHz	30	50	70	%
Clock output delay *1	τ <sub>c</sub>		5	7	9	ns
Digital output delay *1	τ <sub>d</sub>		—	1.3	—	ns

\*1 Design reference value but not guaranteed one    \*2 Total harmonics distortion included

### ■ Timing Chart



### ■ Output Code

Step	Input signal			Digital output					
	2.000VFS	7.8125mV	STEP	MINV=L, LINV=L		MINV=H, LINV=L		MINV=L, LINV=H	
				M	L	M	L	M	L
000	-2.0000000			00000000		10000000		01111111	
001	-1.9921875			00000001		10000001		01111110	
.	.			.		.		.	
127	-1.0078125			01111111		11111111		00000000	
128	-1.0000000			10000000		00000000		11111111	
129	-0.9921875			10000001		00000001		11111110	
.	.			.		.		.	
254	-0.0078125			11111110		01111110		10000001	
255	-0.0000000			11111111		01111111		10000000	

■ 6932852 0012974 806 ■

Panasonic

## ■ Pin Descriptions

Pin No.	Symbol	Pin name	Standard waveform	Voltage level	Description
37 34	$V_{IN}$	Analogue input		-2 to 0V	It is an input pin of analogue signal for A/D conversion circuit.
36, 38 43, 46	AGND	Analogue ground		0V	Connect AGND and DGND with the possible lowest impedance at one point as near as possible to the chip.
5, 6, 7 8, 11, 13 19, 22, 25 27, 28, 29 30, 32, 33 39, 40, 42 45, 50, 51 52, 54, 55 56, 57, 60 64	$AV_{EE}$	Analogue negative power supply pin		-5.2V	It is a power supply pin for analogue circuit block. Connect tantalum capacitor of several $\mu$ F and ceramic capacitor of 0.1 $\mu$ F as near as possible to this pin between this pin and AGND.
20, 59	$DV_{EE}$	Digital negative power supply pin		-5.2V	It is a power supply pin for digital circuit block. Connect tantalum capacitor of several $\mu$ F and ceramic cap capacitor of 0.1 $\mu$ F as near as possible to this pin between this pin and DGND.
26 41 53	$V_{RT}$ $V_{RM}$ $V_{RB}$	Reference voltage high level Reference voltage middle point level Reference voltage low level		0V -1.0V -2.0V	It is used to set the reference voltage for comparator. Normally, $V_{RT}$ is given 0V and $V_{RB}$ is given -2 V. Connect tantalum capacitor of several $\mu$ F and ceramic capacitor of 0.1 $\mu$ F in parallel between each pin and analogue ground. $V_{RM}$ is provided for linearity compensation which gives middle point potential between $V_{RT}$ and $V_{RB}$ . However, it is normally opened.
16, 17 61, 62	DGND	Digital ground		0V	Connect AGND and DGND with the possible lowest impedance at one point as near as possible to the chip.
23 24	$CLK$ $CLK$	Clock input	Refer to the timing chart	ECL	It is a clock for sampling. For their timing, refer to the timing chart.
15	$CLK_o$	Clock output	Refer to the timing chart	ECL	It is a clock output pin of ECL level.
1 2 3 4 9 10 12 14	D0 D1 D2 D3 D4 D5 D6 D7	Digital output (LSB) Digital output Digital output Digital output Digital output Digital output Digital output Digital output (MSB)	Refer to the timing chart	ECL	It is an output pin of ECL Level.
21 58	MINV LINV	Digital output setting pin Digital output setting pin		ECL	Setting the MINV pin to "H" level inverts the data output, D7. Setting the LINV pin to "H" level inverts the data outputs (D0 ~ D6). The output is inverted synchronously with clock.
34 35	$V_{RGND}$ $V_{RO}$	Ground pin for reference power supply reference power supply output		0V -2.0V	It is a GND pin for reference power supply. It is an output pin for power supply for A/D reference voltage low level.

A/D  
and D/A  
Converters

6932852 0012975 742

Panasonic