

Document No.	853-0808
ECN No.	99800
Date of Issue	June 14, 1990
Status	Product Specification
ECL Products	

Triple D-Type Master-Slave Flip-Flop

- Typical propagation delay: 1.3ns
- Typical supply current ($-I_{EE}$): 110mA

The 100231 is a high-speed version of the 100131. 100231 has three D-type master-slave flip-flops with true and complementary outputs. In addition to common clock, set and reset lines, each flip-flop also has individual clock, set and reset lines.

PIN DESCRIPTION

PINS	DESCRIPTION
$D_0 - D_2$	Data Inputs
MCP	Master Clock Input
$CP_0 - CP_2$	Individual Clock Inputs
MS	Master Set Input
$S_0 - S_2$	Individual Set Inputs
MR	Master Reset Input
$R_0 - R_2$	Individual Reset Input
$Q_0 - Q_2$	True Data Outputs
$\bar{Q}_0 - \bar{Q}_2$	Complementary Data Outputs

DESCRIPTION	ORDER CODE
24-Pin Ceramic DIP (400 mils wide)	100231F
24-Pin Ceramic Flat Pack	100231Y
28-Pin PLCC	100231A


The figure illustrates three common IC packaging styles:

- CERAMIC DIP:** A rectangular package with pins on all four sides. Pin numbers range from 1 to 24. Labels include R₂, CP₂, D₂, Q₂, V_{CC1}, V_{CC2}, Q₁, Q₀, D₀ on the left; S₂, R₁, CP₁, D₁, S₁, MR, VEE, MCP, MS, S₀, R₀, CP₀ on the right.
- FLAT PACK:** A square package with pins on all four sides. Pin numbers range from 7 to 19. Labels include D₁, S₁, MR, VEE, MCP, MS at the top; CP₁, R₁, S₂, R₂, CP₂, D₂ on the left; S₀, R₀, CP₀, D₀, Q₀ on the right; and Q₂, Q₁, V_{CC1}, V_{CC2}, Q₀ at the bottom.
- PLCC:** A square package with pins on two opposite sides (pins 1-11 on one side, 12-18 on the other). Pin numbers range from 1 to 18. Labels include Q₁, V_{CC2}, V_{CC1}, Q₂ at the top; Q₀, D₀, VEE, CP₀, R₀, S₀ on the left; D₂, CP₂, R₂, VEE, S₂, R₁, CP₁ on the right; and MS, MCP, VEE, MR, S₁, D₁ at the bottom.

Flip-Flop

100231

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS							OUTPUTS	
D	MCP	CP _n	MS	S _n	MR	R _n	Q _n	Q̄ _n
X	X	X	L	L	H	X	L	H
X	X	X	L	L	X	H	L	H
X	X	X	H	X	L	L	H	L
X	X	X	X	H	L	L	H	L
X	X	X	H	X	H	X	undefined	undefined
X	X	X	H	X	X	H	undefined	undefined
X	X	X	X	H	H	X	undefined	undefined
X	X	X	X	H	X	H	undefined	undefined
H	↑	L	L	L	L	L	H	L
L	↑	L	L	L	L	L	L	H
H	L	↑	L	L	L	L	H	L
L	L	↑	L	L	L	L	L	H
X	↑	↑	L	L	L	L	NC	NC

NOTES:

H = High voltage level
 L = Low voltage level
 X = Don't care
 ↑ = Low-to-High transition
 ↑̄ = No Low-to-High transition
 NC = No change

ABSOLUTE MAXIMUM RATINGS $V_{CC1} = V_{CC2} = \text{ground}$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	LIMITS	UNIT
V_{EE}	Supply voltage range	-7.0 to +0.5	V
V_{IN}	Input voltage (V_{IN} should never be more negative than V_{EE})	V_{EE} to +0.5	V
I_O	Output source current (continuous)	-55	mA
T_S	Storage temperature range	-65 to +150	$^\circ\text{C}$
T_J	Maximum junction temperature	+150	$^\circ\text{C}$

NOTE:

Operation beyond the limits set forth in this table may impair the useful life of the device.

Flip-Flop

100231

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN.	NOM.	MAX.	
V_{CC1}, V_{CC2}	Circuit ground		0	0	0	V
V_{EE}	Supply voltage		-4.8	-4.5	-4.2	V
V_{EE}	Supply voltage when operating with the 10K or the 10KH ECL family.		-5.7			V
V_{IH}	High level input voltage	$V_{EE} = -4.2V$	-1150		-880	mV
		$V_{EE} = -4.5V$	-1165			
		$V_{EE} = -4.8V$	-1165			
V_{IL}	Low level input voltage	$V_{EE} = -4.2V$	-1810		-1475	mV
		$V_{EE} = -4.5V$			-1475	mV
		$V_{EE} = -4.8V$			-1490	mV
T_A	Operating ambient temperature range		0	+25	+85	°C

NOTE:

When operating at other than the specified V_{EE} voltages (-4.2V, -4.5V, -4.8V), the DC and AC electrical characteristics will vary slightly from their specified values.

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8V$ to $-4.2V$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified^{1,3,4}

SYMBOL	PARAMETER		TEST CONDITIONS ²			LIMITS			UNIT
						MIN.	TYP.	MAX.	
V _{OH}	High level output voltage		Outputs loaded with 50Ω to -2.0V ±0.010V	Inputs at V _{IHMAX} or V _{ILMIN}	V _{EE} = -4.2V	-1020		-870	mV
					V _{EE} = -4.5V	-1025	-955	-880	mV
					V _{EE} = -4.8V	-1035		-880	mV
V _{OHT}	High level output threshold voltage			Apply V _{IHMIN} or V _{ILMAX} to one input at a time. Other inputs at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.2V	-1030			mV
					V _{EE} = -4.5V	-1035			mV
					V _{EE} = -4.8V	-1045			mV
V _{OLT}	Low level output threshold voltage			Apply V _{IHMIN} or V _{ILMAX} to one input at a time. Other inputs at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.2V			-1595	mV
					V _{EE} = -4.5V			-1610	mV
					V _{EE} = -4.8V			-1610	mV
V _{OL}	Low level output voltage			Inputs at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.2V	-1810		-1605	mV
					V _{EE} = -4.5V	-1810	-1705	-1620	mV
					V _{EE} = -4.8V	-1830		-1620	mV
I _{IH}	High level input current	D _n , CP _n	One input under test at V _{IHMAX} . Other inputs at V _{ILMIN} .				240	μA	
		MCP, MS, MR					450	μA	
		R _n , S _n					530	μA	
I _{IL}	Low level input current			One input under test at V _{ILMIN} . Other inputs at V _{IHMAX} .			0.5		μA
-I _{EE}	V _{EE} supply current			All inputs at V _{IHMAX}			74	110	149

NOTES:

1. The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
2. Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.

Flip-Flop

100231

NOTES (CONTINUED):

3. The specified limits shown in the DC electrical characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC operating conditions table.
4. The device can function down to $V_{EE} = -5.7V$, allowing operation with either the 10K or the 10KH family. Correction factors can be used to calculate new DC limits for the extended V_{EE} range. For more information, see Chapters 5 and 10, Section 4.

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8V$ to $-4.2V$

V_{CC1} = V_{CC2} = ground, V_{EE} = -4.0V to -4.2V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT	
			T _A = 0°C		T _A = +25°C		T _A = +85°C			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
f _{MAX}	Maximum toggle frequency CP _n	Waveform 1	400		400		400		MHz	
t _{PLH} t _{PHL}	Propagation delay MCP to Q _n , Q _n	Waveforms 1,2,3	0.75 0.75	2.00 2.00	0.75 0.75	2.00 2.00	0.70 0.70	2.05 2.05	ns ns	
t _{PLH} t _{PHL}	Propagation delay CP _n to Q _n , Q _n	Waveforms 1,2,3	0.70 0.70	1.80 1.80	0.70 0.70	1.80 1.80	0.70 0.70	1.80 1.80	ns ns	
t _{PLH} t _{PHL}	Propagation delay	Waveforms 2,3	CP _n = V _{ILMIN}	1.05 1.05	2.50 2.50	1.05 1.05	2.50 2.50	1.05 1.05	2.50 2.50	ns ns
t _{PLH} t _{PHL}	MS, MR to Q _n , Q _n			1.10 1.10	2.80 2.80	1.10 1.10	2.80 2.80	1.10 1.10	2.80 2.80	ns ns
t _{PLH} t _{PHL}	Propagation delay	Waveforms 2,3	CP _n = V _{ILMIN}	0.65 0.65	1.70 1.70	0.70 0.70	1.70 1.70	0.70 0.70	1.90 1.90	ns ns
t _{PLH} t _{PHL}	R _n , S _n to Q _n , Q _n			0.70 0.70	2.00 2.00	0.70 0.70	1.90 1.90	0.70 0.70	2.20 2.20	ns ns
t _{TLH} t _{THL}	Transition time Q _n , Q _n	Waveform 1	0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	ns ns	
t _s	Setup time D _n to CP _n , MCP	Waveforms 2,3	0.90		0.70		0.90		ns	
t _h	Hold time CP _n , MCP to D _n		0.60		0.60		0.80		ns	
t _R	Release time R _n , S _n to CP _n , MCP	Waveforms 2,3	1.50		1.30		1.50		ns	
t _R	Release time MR, MS to CP _n , MCP		2.50		2.30		2.50		ns	
t _{w(H)}	Pulse width High MR, MS, R _n , S _n , CP _n , MCP	Waveforms 1,2,3	2.50		2.50		2.50		ns	

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

Flip-Flop

100231

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2V \pm 5\%$

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS						UNIT
				$T_A = 0^{\circ}\text{C}$		$T_A = +25^{\circ}\text{C}$		$T_A = +85^{\circ}\text{C}$		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
f_{MAX}	Maximum toggle frequency CP_n	Waveform 1		400		400		400		MHz
t_{PLH} t_{PHL}	Propagation delay MCP to Q_n , $\overline{Q}_n$	Waveforms 1,2,3		0.75 0.75	2.00 2.00	0.75 0.75	2.00 2.00	0.70 0.70	2.05 2.05	ns
t_{PLH} t_{PHL}	Propagation delay CP_n to Q_n , $\overline{Q}_n$	Waveforms 1,2,3		0.70 0.70	1.80 1.80	0.70 0.70	1.80 1.80	0.70 0.70	1.80 1.80	ns
t_{PLH} t_{PHL}	Propagation delay	Waveforms 2,3	$\text{CP}_n = V_{\text{ILMIN}}$	1.05 1.05	2.50 2.50	1.05 1.05	2.50 2.50	1.05 1.05	2.50 2.50	ns
t_{PLH} t_{PHL}	MS, MR to Q_n , $\overline{Q}_n$		$\text{CP}_n = V_{\text{IHMAX}}$	1.10 1.10	2.80 2.80	1.10 1.10	2.80 2.80	1.10 1.10	2.80 2.80	ns
t_{PLH} t_{PHL}	Propagation delay	Waveforms 2,3	$\text{CP}_n = V_{\text{ILMIN}}$	0.65 0.65	1.70 1.70	0.70 0.70	1.70 1.70	0.70 0.70	1.90 1.90	ns
t_{PLH} t_{PHL}	R_n , S_n to Q_n , $\overline{Q}_n$		$\text{CP}_n = V_{\text{IHMAX}}$	0.70 0.70	2.00 2.00	0.70 0.70	1.90 1.90	0.70 0.70	2.20 2.20	ns
t_{TLH} t_{THL}	Transition time Q_n , $\overline{Q}_n$	Waveform 1		0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	ns
t_s	Setup time D_n to CP_n , MCP	Waveforms 2,3		0.90		0.70		0.90		ns
t_h	Hold time CP_n , MCP to D_n			0.60		0.60		0.80		ns
t_R	Release time R_n , S_n to CP_n , MCP	Waveforms 2,3		1.50		1.30		1.50		ns
t_R	Release time MR, MS to CP_n , MCP			2.50		2.30		2.50		ns
$t_w(\text{H})$	Pulse width High MR, MS, R_n , S_n , CP_n , MCP	Waveforms 1,2,3		2.50		2.50		2.50		ns

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

Flip-Flop

100231

AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8\text{V}$ to -4.2V

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS						UNIT
				T _A = 0°C		T _A = +25°C		T _A = +85°C		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{MAX}	Maximum toggle frequency CP _n	Waveform 1		400		400		400		MHz
t _{PLH} t _{PHL}	Propagation delay MCP to Q _n , Q̄ _n	Waveforms 1,2,3		0.75 0.75	1.80 1.80	0.75 0.75	1.80 1.80	0.70 0.70	1.85 1.85	ns ns
t _{PLH} t _{PHL}	Propagation delay CP _n to Q _n , Q̄ _n	Waveforms 1,2,3		0.70 0.70	1.60 1.60	0.70 0.70	1.60 1.60	0.70 0.70	1.70 1.70	ns ns
t _{PLH} t _{PHL}	Propagation delay MS, MR to Q _n , Q̄ _n	Waveforms 2,3	CP _n = V _{ILMIN}	1.05 1.05	2.30 2.30	1.05 1.05	2.30 2.30	1.05 1.05	2.40 2.40	ns ns
t _{PLH} t _{PHL}			CP _n = V _{IHMAX}	1.10 1.10	2.60 2.60	1.10 1.10	2.50 2.50	1.10 1.10	2.70 2.70	ns ns
t _{PLH} t _{PHL}	Propagation delay R _n , S _n to Q _n , Q̄ _n	Waveforms 2,3	CP _n = V _{ILMIN}	0.65 0.65	1.50 1.50	0.70 0.70	1.50 1.50	0.70 0.70	1.70 1.70	ns ns
t _{PLH} t _{PHL}			CP _n = V _{IHMAX}	0.70 0.70	1.80 1.80	0.70 0.70	1.70 1.70	0.70 0.70	2.00 2.00	ns ns
t _{TLH} t _{THL}	Transition time Q _n , Q̄ _n	Waveform 1		0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	ns ns
t _s	Setup time D _n to CP _n , MCP	Waveforms 2,3		0.80		0.60		0.80		ns
t _h	Hold time CP _n , MCP to D _n			0.50		0.50		0.70		ns
t _R	Release time R _n , S _n to CP _n , MCP	Waveforms 2,3		1.40		1.20		1.40		ns
t _R	Release time MR, MS to CP _n , MCP			2.40		2.20		2.40		ns
t _{w(H)}	Pulse width High MR, MS, R _n , S _n , CP _n , MCP	Waveforms 1,2,3		2.50		2.50		2.50		ns

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

Flip-Flop

100231

AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2V \pm 5\%$

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS						UNIT
				T _A = 0°C		T _A = +25°C		T _A = +85°C		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
f _{MAX}	Maximum toggle frequency CP _n	Waveform 1		400		400		400		MHz
t _{PLH} t _{PHL}	Propagation delay MCP to Q _n , Q̄ _n	Waveforms 1,2,3		0.75 0.75	1.80 1.80	0.75 0.75	1.80 1.80	0.70 0.70	1.85 1.85	ns ns
t _{PLH} t _{PHL}	Propagation delay CP _n to Q _n , Q̄ _n	Waveforms 1,2,3		0.70 0.70	1.60 1.60	0.70 0.70	1.60 1.60	0.70 0.70	1.70 1.70	ns ns
t _{PLH} t _{PHL}	Propagation delay MS, MR to Q _n , Q̄ _n	Waveforms 2,3	CP _n = V _{ILMIN}	1.05 1.05	2.30 2.30	1.05 1.05	2.30 2.30	1.05 1.05	2.40 2.40	ns ns
t _{PLH} t _{PHL}			CP _n = V _{IHMAX}	1.10 1.10	2.60 2.60	1.10 1.10	2.50 2.50	1.10 1.10	2.70 2.70	ns ns
t _{PLH} t _{PHL}	Propagation delay	Waveforms 2,3	CP _n = V _{ILMIN}	0.65 0.65	1.50 1.50	0.70 0.70	1.50 1.50	0.70 0.70	1.70 1.70	ns ns
t _{PLH} t _{PHL}	R _n , S _n to Q _n , Q̄ _n		CP _n = V _{IHMAX}	0.70 0.70	1.80 1.80	0.70 0.70	1.70 1.70	0.70 0.70	2.00 2.00	ns ns
t _{TLH} t _{THL}	Transition time Q _n , Q̄ _n	Waveform 1		0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	0.45 0.45	1.40 1.40	ns ns
t _s	Setup time D _n to CP _n , MCP	Waveforms 2,3		0.80		0.60		0.80		ns
t _h	Hold time CP _n , MCP to D _n			0.50		0.50		0.70		ns
t _r	Release time R _n , S _n to CP _n , MCP	Waveforms 2,3		1.40		1.20		1.40		ns
t _r	Release time MR, MS to CP _n , MCP			2.40		2.20		2.40		ns
t _w (H)	Pulse width High MR, MS, R _n , S _n , CP _n , MCP	Waveforms 1,2,3		2.50		2.50		2.50		ns



NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

Flip-Flop

100231

AC WAVEFORMS


**NOTE:**

All power and signal voltages shifted up 2.0V for AC bench test purposes.

Flip-Flop

100231

AC WAVEFORMS



NOTE:

NOTE:
All power and signal voltages shifted up 2.0V for AC bench test purposes.

TOGGLE FREQUENCY TEST CIRCUIT

