



# STK25C48

## CMOS nvSRAM

### 2K x 8 High Performance

### AutoStore™ Nonvolatile Static RAM

#### FEATURES


- 30, 35 and 45ns Access Times
- 15 mA  $I_{CC}$  at 200ns Access Speed
- Automatic *STORE* to EEPROM on Power Down
- Unlimited SRAM Read and Write Cycles
- 100,000 *STORE* cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic *RECALL* on Power Up
- Unlimited *RECALL* cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures

#### DESCRIPTION


The Simtek STK25C48 is a fast static RAM (30, 35 and 45ns), with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation) take place automatically upon power down. Transfers from the EEPROM to the SRAM (the *RECALL* operation) take place automatically on power up.

The STK25C48 is available in a 24-pin 600 mil plastic DIP package.

#### LOGIC BLOCK DIAGRAM



#### PIN CONFIGURATIONS



24 - 600 PDIP

#### PIN NAMES

A <sub>0</sub> - A <sub>10</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
E	Chip Enable
G	Output Enable
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

8274887 0000818 557

## ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Voltage on typical input relative to  $V_{SS}$ .....-0.6V to 7.0V  
 Voltage on DQ<sub>0-7</sub> and G.....-0.5V to ( $V_{CC}+0.5V$ )  
 Temperature under bias.....-55°C to 125°C  
 Storage temperature.....-65°C to 150°C  
 Power dissipation.....1W  
 DC output current.....15mA  
 (One output at a time, one second duration)

**Note a:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC CHARACTERISTICS

( $V_{CC} = 5.0V \pm 10\%$ )

SYMBOL	PARAMETER	COMMERCIAL		INDUSTRIAL		UNITS	NOTES
		MIN	MAX	MIN	MAX		
$I_{CC1}^b$	Average $V_{CC}$ Current		85 80 75		95 85 80	mA mA mA	$t_{AVAV} = 30ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$
$I_{CC2}^b$	Average $V_{CC}$ Current at $t_{AVAV} = 200ns$		15		15	mA	All inputs $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
$I_{CC3}$	Average $V_{CC}$ Current during AutoStore™ Cycle		4		4	mA	$E \leq 0.2V, W \geq (V_{CC} - 0.2V)$ others $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
$I_{SB1}$	Average $V_{CC}$ Current (Standby, Cycling TTL Input Levels)		35 32 28		39 35 32	mA mA mA	$t_{AVAV} = 30ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ $E \geq V_{IH}$ ; all others cycling
$I_{SB2}^c$	Average $V_{CC}$ Current (Standby, Stable CMOS Input Levels)		3		3	mA	$E \geq (V_{CC} - 0.2V)$ all others $V_{IH} \leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
$I_{ILK3}$	Input Leakage Current (Any Input)		$\pm 1$		$\pm 1$	$\mu A$	$V_{CC} = \max$ $V_{IN} = V_{SS}$ to $V_{CC}$
$I_{OLK}$	Off State Output Leakage Current		$\pm 5$		$\pm 5$	$\mu A$	$V_{CC} = \max$ $V_{OUT} = V_{SS}$ to $V_{CC}$
$V_{IH}$	Input Logic "1" Voltage	2.2	$V_{CC}+0.5$	2.2	$V_{CC}+0.5$	V	All Inputs
$V_{IL}$	Input Logic "0" Voltage	$V_{SS}-0.5$	0.8	$V_{SS}-0.5$	0.8	V	All Inputs
$V_{OH}$	Output Logic "1" Voltage	2.4		2.4		V	$I_{OUT} = -4mA$
$V_{OL}$	Output Logic "0" Voltage		0.4		0.4	V	$I_{OUT} = 8mA$
$T_A$	Operating Temperature	0	70	-40	85	°C	

Note b:  $I_{CC1}$  and  $I_{CC2}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing  $E \geq V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

## AC TEST CONDITIONS

Input Pulse Levels.....  $V_{SS}$  to 3V  
 Input Rise and Fall Times.....  $\leq 5ns$   
 Input and Output Timing Reference Levels..... 1.5V  
 Output Load..... See Figure 1

## CAPACITANCE<sup>d</sup> ( $T_A = 25^\circ C$ , $f = 1.0MHz$ )

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
$C_{IN}$	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
$C_{OUT}$	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note d: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

8274887 0000819 493

# SRAM MEMORY OPERATION

## READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 

NO.	SYMBOLS		PARAMETER	STK25C48-30		STK25C48-35		STK25C48-45		UNITS
	#1, #2	AtL		MIN	MAX	MIN	MAX	MIN	MAX	
1	$t_{ELOV}$	$t_{ACS}$	Chip Enable Access Time		30		35		45	ns
2	$t_{AVAV}$	$t_{RC}$	Read Cycle Time	30		35		45		ns
3	$t_{AVOV}^g$	$t_{AA}$	Address Access Time		30		35		45	ns
4	$t_{GLOV}$	$t_{OE}$	Output Enable to Data Valid		15		20		25	ns
5	$t_{AXOX}$	$t_{OH}$	Output Hold After Address Change	5		5		5		ns
6	$t_{ELOX}$	$t_{LZ}$	Chip Enable to Output Active	5		5		5		ns
7	$t_{EHOZ}^h$	$t_{HZ}$	Chip Disable to Output Inactive		15		17		20	ns
8	$t_{GLOX}$	$t_{OLZ}$	Output Enable to Output Active	0		0		0		ns
9	$t_{GHOZ}^h$	$t_{OHZ}$	Output Disable to Output Inactive		15		17		20	ns
10	$t_{ELUCCH}^g$	$t_{PA}$	Chip Enable to Power Active	0		0		0		ns
11	$t_{EHICCL}^g$	$t_{PS}$	Chip Disable to Power Standby		30		35		45	ns


Note e: Parameter guaranteed but not tested.

Note f: For READ CYCLE #1 and #2,  $\bar{W}$  is high for entire cycle.


Note g: Device is continuously selected with  $\bar{E}$  low and  $\bar{G}$  low.

Note h: Measured  $\pm 200mV$  from steady state output voltage.

## READ CYCLE #1 <sup>g,h</sup>



## READ CYCLE #2 <sup>g</sup>





8274887 0000820 105

## WRITE CYCLES #1 &amp; #2

(V<sub>CC</sub> = 5.0V ± 10%)

NO.	SYMBOLS			PARAMETER	STK25C48-30		STK25C48-35		STK25C48-45		UNITS
	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	30		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	25		30		35		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	25		30		35		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	15		18		20		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	25		30		35		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
20	t <sub>WLOZ</sub> <sup>h</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		15		17		20	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active After End of Write	5		5		5		ns

Note h: Measured ±200mV from steady state output voltage.

Note i:  $\bar{E}$  or  $\bar{W}$  must be ≥ V<sub>IH</sub> during address transitions.Note j: If  $\bar{W}$  is low when  $\bar{E}$  goes low, the outputs remain in the high impedance state.WRITE CYCLE #1:  $\bar{W}$  CONTROLLED<sup>j</sup>WRITE CYCLE #2:  $\bar{E}$  CONTROLLED<sup>j</sup>

8274887 0000821 041

## NONVOLATILE MEMORY OPERATION

### MODE SELECTION

$\bar{E}$	$\bar{W}$	$\bar{G}$	MODE	I/O	POWER
H	X	X	Not Selected	Output High Z	Standby
L	H	L	Read SRAM	Output Data	Active
L	L	X	Write SRAM	Input Data	Active
L	H	H	No Operation	High Z	Active

### AUTOSTORE™ AND POWER-UP RECALL

NO.	SYMBOLS	PARAMETER	MIN	MAX	UNITS	NOTES
22	$t_{RECALL}$	RECALL Cycle Duration		20	$\mu$ s	Note k
23	$t_{POSTORE}$	Power Down STORE Duration		10	ms	
	$V_{SWITCH}$	Low Voltage Trigger Level	4.0	4.5	V	

Note k: A RECALL cycle is initiated automatically at power up when  $V_{CC}$  exceeds  $V_{SWITCH}$ .  $t_{RECALL}$  is measured from the point at which  $V_{CC}$  exceeds 4.5V.

## DEVICE OPERATION

The STK25C48 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

*STORE* cycles are automatically initiated when the power supply voltage level of the chip falls below  $V_{SWITCH}$ . *RECALL* operations are automatically initiated upon power-up and whenever the power supply voltage level rises above  $V_{SWITCH}$ .

### SRAM READ

The STK25C48 performs a READ cycle whenever  $\bar{E}$  and  $\bar{G}$  are LOW and  $\bar{W}$  is HIGH. The address specified on pins  $A_{0-10}$  determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$ . If the READ is initiated by  $\bar{E}$  or  $\bar{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later. The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\bar{E}$  or  $\bar{G}$  is brought HIGH or  $\bar{W}$  is brought LOW.

### SRAM WRITE

A write cycle is performed whenever  $\bar{E}$  and  $\bar{W}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\bar{E}$  or  $\bar{W}$  go HIGH at the end of the cycle. The data on pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVBH}$  before the end of a  $\bar{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\bar{E}$  controlled WRITE.

It is recommended that  $\bar{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\bar{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\bar{W}$  goes LOW.


During power-up, or after any low power condition ( $V_{CC} < V_{SWITCH}$ ), when  $V_{CC}$  exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated. After the initiation of this automatic *RECALL*, if  $V_{CC}$  falls below  $V_{SWITCH}$ , then another *RECALL* operation will be performed whenever  $V_{CC}$  again rises above  $V_{SWITCH}$ .

### AUTOMATIC STORE OPERATION

The STK25C48 AutoStore™ nvSRAM continuously monitors  $V_{CC}$ . When  $V_{CC}$  drops below  $V_{SWITCH}$  (and an SRAM WRITE has occurred since power-up), the part will automatically perform a *STORE* operation,

8274887 0000822 T88

saving the data into the EEPROM. *Figure 1* illustrates the timing of the *AutoStore™* cycle.  $V_{CC}$  to the STK25C48 must not fall below 3.6V before the *AutoStore™* cycle is complete ( $t_{STORE}$ ). In order to prevent unneeded STORE operations, automatic STORE will not occur unless at least one WRITE operation has taken place since power-up.



**Figure 1**  
*AutoStore™ Cycle Timing Diagram*

Note: On power-up, as soon as the STK25C48 completes the power-up recall, it becomes an SRAM; if  $\bar{E}$  and  $\bar{W}$  are both low the address on the inputs will be written to, corrupting the recalled data. If  $V_{CC}$  bounces below  $V_{SWITCH}$ , the part will *AutoStore™* this corrupted SRAM data.

## IMPLEMENTATION

Normally, the STK25C48 relies on the system  $V_{CC}$  remaining between  $V_{SWITCH}$  (min) and 3.6V for the STORE time,  $t_{STORE}$ . In the unusual case that the system power supply decays too quickly (not remaining between  $V_{SWITCH}$  (min) and 3.6V for at least 10ms), a possible alternative implementation is shown in *Figure 2*. The capacitor charge will hold up the DUT  $V_{CC}$  long enough for the *AutoStore™* to occur. However, from a system point of view, the 0.3V drop across


the diode will effectively cause the  $V_{SWITCH}$  value to be 0.3V higher; the part could do an *AutoStore™* when the system  $V_{CC}$  is as high as  $V_{SWITCH}$  (max) + 0.3V. Note that the STK25C48 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1 $\mu$ F connected between DUT  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

## LOW AVERAGE ACTIVE POWER



The STK25C48 has been designed to draw significantly less power when  $\bar{E}$  is LOW (chip enabled) but the access cycle time is longer than 55ns. *Figure 3* below shows the relationship between  $I_{CC}$  and access times for READ cycles. All remaining inputs are assumed to cycle, and current consumption is given for all inputs at CMOS or TTL levels, over the commercial temperature range. *Figure 4* shows the same relationship for WRITE cycles. When  $\bar{E}$  is HIGH, the chip consumes only standby currents and these plots do not apply.

The cycle time used in *Figure 3* corresponds to the length of time from the later of the last address transition or  $\bar{E}$  going LOW to the earlier of  $\bar{E}$  going HIGH or the next address transition.  $\bar{W}$  is assumed to be HIGH, while the state of  $\bar{G}$  does not matter. Additional current is consumed when the address lines change state while  $\bar{E}$  is asserted. The cycle time used in *Figure 4* corresponds to the length of time from the later of  $\bar{W}$  or  $\bar{E}$  going LOW to the earlier of  $\bar{W}$  or  $\bar{E}$  going HIGH.

The overall average current drawn by the part depends on the following items: 1) CMOS or TTL input levels; 2) the time during which the chip is disabled ( $\bar{E}$  HIGH); 3) the cycle time for accesses ( $\bar{E}$  LOW); 4) the ratio of reads to writes; 5) the operating temperature and; 6) the  $V_{CC}$  level.



**Figure 2**  
*Alternate AutoStore™ Implementation Circuit if  $V_{CC}$  decays too quickly*



**Figure 4**  
 *$I_{CC}$  (Max) Writes*

Note: Typical at 25°C

## ORDERING INFORMATION

STK25C48 - W 30 I

## Temperature Range

blank = Commercial (0 to 70 degrees C)

I = Industrial (-40 to 85 degrees C)

## Access Time

30 = 30ns

35 = 35ns

45 = 45ns

## Package

W= Plastic 24 pin 600 mil DIP

8274887 0000824 850