


Digitally Programmable Delay Units

SERIES: PDU-10256H
(8-Bit) ECL Interfaced

data delay devices, inc.



Features:



- Low propagation delay
- Input & output ECL buffered
- 8-BIT ECL programmable delay line
- Output same polarity of input
- Completely interfaced
- Compact & low profile

Specifications:

- Delay variation: Monotonic in one direction.
- Programmed delay tolerance: $\pm 5\%$ or 2 ns whichever is greater.
- Inherent delay (T_{00}): 12 ns typ.
- Propagation delay:
Address to output (T_{SUA}) = 3.6 ns typ.
Enable to output (T_{SUE}) = 1.7 ns typ.
- Power dissipation: 925 mw typ.
- Supply voltage: $-5 \text{ Vdc} \pm 5\%$.
- Operating temperature: $0-70^\circ\text{C}$.
- Temperature coefficient: 100 PPM/ $^\circ\text{C}$.
- DC parameters: See ECL-10KH Logic Table on Page 6.

Test Conditions

- Input pulse-width: $\geq 150\%$ of Max. delay.
- Input pulse spacing: ≥ 3 times of Max. delay.
- Input pulse voltage: ECL logic.
- Measurements taken @ $T_a = 25^\circ\text{C}$, $V_{EE} = -5\text{V}$.



TRUTH TABLE

Address (Bit No.)								Enable (E ₀)	Delay Out
8	7	6	5	4	3	2	1		
0	0	0	0	0	0	0	0	0	T_0
0	0	0	0	0	0	0	1	0	T_1
0	0	0	0	0	0	1	0	0	T_2
0	0	0	0	0	0	1	1	0	T_3
0	0	0	0	0	1	0	0	0	T_4
0	0	0	0	0	1	1	1	0	T_7
0	0	0	0	1	0	0	0	0	T_8
0	0	0	0	1	1	1	1	0	T_{15}
0	0	0	1	0	0	0	0	0	T_{16}
0	0	0	1	1	1	1	1	0	T_{31}
0	0	1	0	0	0	0	0	0	T_{32}
0	0	1	1	1	1	1	1	0	T_{63}
0	1	0	0	0	0	0	0	0	T_{64}
0	1	1	1	1	1	1	1	0	T_{127}
1	0	0	0	0	0	0	0	0	T_{128}
1	1	1	1	1	1	1	1	0	T_{255}
0	0	0	0	0	0	0	0	1	0

0 = Logic 0 1 = Logic 1 0 = Don't care.

T_0 = Reference or inherent delay of unit.

$T_1 \rightarrow T_{255}$ multiplier of incremental delay

Part No.	Incremental Delay Per Step (ns)	Total Programmed Delay (ns)
PDU-10256H-.5	.5 $\pm$.3	127.5
PDU-10256H-1	1 $\pm$.5	255
PDU-10256H-2	2 $\pm$.5	510
PDU-10256H-3	3 $\pm$ 1.0	765
PDU-10256H-4	4 $\pm$ 1.0	1,020
PDU-10256H-5	5 $\pm$ 1.5	1,275
PDU-10256H-6	6 $\pm$ 1.5	1,530
PDU-10256H-7	7 $\pm$ 1.5	1,785
PDU-10256H-8	8 $\pm$ 2.0	2,040
PDU-10256H-9	9 $\pm$ 2.0	2,295
PDU-10256H-10	10 $\pm$ 2.0	2,550

- NOTE:** 1. For the sake of simplicity all 256 programmable steps are not shown in this truth table.
2. After Bit 6, the incremental delay tolerance is 5% of programmed delay.

3 Mt. Prospect Avenue, Clifton, New Jersey 07013 ■ (201) 773-2299 ■ FAX (201) 773-9672

■ 2644382 0001054 573 ■

55