# LSI/CSI ===

## **LS7263**

Revised July 1989

## BRUSHLESS DC MOTOR SPEED CONTROLLER

#### **FEATURES:**

- Highly accurate speed regulation (±.1% derived from XTL controlled time base.)
- Rapid acceleration to speed with little overshoot
- Static braking
- 10V to 28V supply range
- Low speed detection output
- Over current detection logic
- Power on reset
- Six outputs drive power switching bridge directly
- 18 pin dual-in-line package

#### **DESCRIPTION:**

The LS7263 is a monolithic, ion implanted MOS circuit designed to control the speed of a 3-phase, brushless D.C. motor. This specific circuit is programmed for use in 3600 RPM applications. The circuit utilizes a 3.58 MHz crystal to provide its accurate speed regulation time base. Overcurrent circuitry is provided to protect the windings, associated drivers and power supply. A positive braking feature is provided to effect rapid deceleration.

Speed corrections are made by measuring the time between tachometer inputs and varying the on time of the drive signal applied to each winding. A sampling window is generated using tachometer input time intervals during which crystal derived clock pulses are accumulated. The contents of the accumulator provide the address of a look up table that has been derived from the physical characteristics of the motor and the load. The look up table output determines the amount of on time for each coll. Positive and negative signals are applied sequentially to each winding driver through the output decoder/ driver section.

A static type positive braking system shorts all winding together upon receipt of the brake input. This system creates an electrical load on the motor thus causing rapid deceleration. An overcurrent condition, when sensed at the overcurrent detection input, disables all six winding outputs. Outputs will be reenabled upon removal of the overcurrent condition.

LS DETECTS OUTPUT	1 <u>5</u>	18	TACHOMETER INPUT
BRAKE INPUT	2	17)	OVERCURRENT DETECT
OUTPUT 06	<u>3</u>	16	VDD (GND)
OUTPUT 05	4	15	FREQUENCY TEST POINT
OUTPUT 04	5	14	OSC OUT
OUTPUT 03	6	13]	OSC IN
OUTPUT 02	7	12	INPUT C
OUTPUT 0 <sub>1</sub>	18	111	INPUT B
VSS (+10 to +28 VDC)	9	10	INPUT A

**TOP VIEW** Fig. 1

### INPUT/OUTPUT DESCRIPTION:

LS DETECT OUTPUT (PIN 1).

This output provides a D.C. level which is high for speeds less than 1100 RPM. It may be used to determine activation of a Winchester drive head.

**BRAKE INPUT (PIN 2).** 

A high level applied to this input turns off outputs 01-03 and turns on outputs 04-06, shorting the windings together. The brake input has priority over all other inputs. The brake input is provided with a pull-up resistor.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

<sup>\*</sup> See page 4 for available configurations.

VDD (PIN 16).

INPUT/OUTPUT DESCRIPTION: (continued) OUTPUTS  $0_6$ ,  $0_5$ ,  $0_4$  (PINS 3-5).

These outputs provide the base current (through external limiting resistors) to NPN drivers of the motor coils. They are enabled in the sequence described in Table 1 and for a duration as determined by the internal speed regulation data.

OUTPUTS 03, 02, 01 (PINS 6-8).

The outputs provide the base current to the PNP drivers of the motor coils. They are enabled per Table 1 and the internal speed regulation data.

DESCRIPTION OF OUTPUT SIGNALS: (See Figures 2C, 3C) An output pair turn on at a change of commutator input state and remain on for a period of time determined by the rotational speed measured within the latest sampling window. The output pulse can be zero if speed is too high. If other than zero, the output width follows the formula Opw (Clock Periods) =  $(192 + n \times 384)$ x 4 ÷ number of poles, where n varies from zero to 14. If the look up table indicates n is greater than 14, the pair remain on until the next commutation change.

VSS (PIN 9).

Supply voltage positive terminal, (+10 to +28 Vdc.)

A, B, C INPUTS (PINS 10-12).

These inputs have pull up resistors and provide control of the output commutation sequence as per Table 1. A, B, C orginate at the position sensors of the motor (see fig. 2) and must sequence in cyclic order (only one input changes at any time). Figure C illustrates a method for controlling the motor direction of rotation. Figure D indicates how one external invertor may be used to use a 120° circuit type in a 60° sensor separation application (or 60° to 120°).

OSC IN (PIN 13), OSC OUT (PIN 14)

Pin 13 provides one of the two ports necessary for connecting a crystal. It may also be used to drive the circuit from an external clock. Pin 14 is used as the second connection when using a crystal for oscillation. Limited variable speed operation can be obtained by using the oscillator depicted in Figure A whose nominal frequency is 3.58 MHz.

FREQUENCY TEST POINT (PIN 15).

This test output provides the user with a point to measure the oscillator frequency without loading the oscillator. It provides a signal which is one sixth of the oscillator frequency.

OVERCURRENT DETECT (PIN 17).

The Overcurrent Detection Input provides the user a way of protecting the motor windings, drivers and power supply from an overload condition. The user provides a fractional ohm resistor between the positive supply and the common emitters of the PNP drivers. This point is connected to a potentiometer (e.g. 100k ohm), the other end of which is connected to ground and the winer connected to the overcurrent input. The wiper pickoff is adjusted so that the outputs 01-06 are off for currents greater than the limit. (Reference Fig. 5) An alternative overcurrent detection circuit is illustrated in Figure B. An overcurrent condition is sensed and latched causing the overcurrent input (pin 17) to become low. When the overcurrent condition terminates, the next positive edge of the chopping frequency will cause pin 17 to become high. This circuit limits the maximum output switching rate to the chopping frequency when an overcurrent condition occurs.

An example of setting up the over current follows:

1. Determine the fractional ohm resistance and the maximum current to determine the voltage drop across the resistor and call this Voc.

2. Apply V<sub>SS</sub>-V<sub>OC</sub> to the fractional ohmage end of the

potentiometer.

3. Hold A, B and C in a known state (e.g. 000). This will enable a pair of outputs in accordance with Table 1.

4. Adjust the potentiometer until outputs 01-03 are all at VSS

and  $0_4$ - $0_6$  are at ground.

5. Remove the voltage from the potentiometer and connect the potentiometer to the transistor end of the fractional ohm resistor.

**TACHOMETER INPUT (PIN 18).** 

The signal applied to the tachometer input originates at a motor position sensor (one of the commutation inputs may be used). Each negative edge of the tachometer input is synchronized by the one sixth oscillator frequency. The resulting signal 1) transfers new speed regulation data to the "on time" data storage latches, 2) resets the clock pulse accumulator and 3) originates a new sampling window. The tachometer input is provided with a pull-up resistor.

#### **MAXIMUM RATINGS:**

PARAMETER.	SYMBOL	VALUE	UNITS
Storage Temperature Operating Temperature	T <sub>stg</sub>	-65 to +150	°C
1. Plastic	T <sub>ap</sub> T <sub>ac</sub>	-25  to  +70	°C
2. Ceramic	Tac	-55 to +125	°C
Voltage (any pin to V <sub>SS</sub> )	V <sub>max</sub>	-30  to + 0.5	VOLTS

#### DC ELECTRICAL CHARACTERISTICS: (+10 to +28 VDC)

SUPPLY CURRENT	SYMBOL	MIN.	MAX.	UNITS
(Excluding Outputs)	ממו		22	mA
111511E 0==01010 1=10110				

#### **INPUT SPECIFICATIONS:**

Brake, commuting and tachometer (Pins 2, 10, 11, 12, 18)

INPUT VOLTAGE	MIN.	MAX.	UNITS
Logic "1"	V <sub>SS</sub> - 2.5	V <sub>SS</sub>	VOLTS
Logic "O"	0	V <sub>SS</sub> - 5	VOLTS

#### INPUT CURRENT .

Each of the five inputs provides an internal constant current source to Vss of 200 to 400ua (typically 300ua)

OVERCURRENT DE	TECTION INPUT	(PIN 17)	
INPUT VOLTAGE	MIN.	MAX.	UNITS
Logic "1"	$(V_{SS} \div 2) + .25$	$V_{SS}$	VOLTS
Logic "O"	0	$(V_{SS} \div 2)25$	VOLTS

Theroretical switching point for the Overcurrent Detection Input is one half of the power supply. Manufacturing tolerances cause the switching point to vary plus or minus .25 volts. After manufacture, the switching point remains within 10mv over time and temperature. The input switching sensitivity is a maximum of 50mV. There is no hysteresis on the overcurrent detection input.

OSCILLATOR INPUT (PIN 13), (When driven from external source.)

	MIN.	MAX.	UNITS
Logic "1"	V <sub>SS</sub> -1	$V_{SS}$	VOLTS
Logic "O"	ő	V <sub>SS</sub> -6	VOLTS

#### **OUTPUT SPECIFICATIONS**

#### 596 KHz TEST (PIN 15)

Designed for  $10M\Omega$ , 20pf scope probe.

#### LS DETECT OUTPUT (PIN 1)

	NITS CON	MIN. MAX. U	ONDITIONS
SOURCE	nA Output sho	1.0	short circuit to V <sub>DD</sub>
ISINK	ua Out	10.0	utput at .5V
SINK			

#### 0<sub>1</sub>-0<sub>6</sub> (PINS 3-8)

O<sub>1</sub>-O<sub>3</sub> are current sinks

04-06 are current sources

Outputs turn on in pairs (see figs. 2C, 3C and 4). For example (see dotted line, fig. 4):

Q8 and Q4 are on, thus enabling a path from the positive supply through the fractional ohm resistor, emitter-base junction of Q101, Q8, Q4, R5 and the base emitter junction of Q105 to ground. The current in the above described pattern is determined by the power supply voltage, the value of R1, the voltage drops across the base-emitter, junction of Q101 and Q105 (1.4 volts for single transistor or 2.8V for Darlington pairs), the impedance of O8 and O4 and the value of R5.

			TABL	E 1A -01,		
IN	IPU	TS	OUTPUTS	DRIVER	DRIVER	DRIVER
A	B	Ç	ENABLED	A*	B*	C*
0	0	0	$0_1, 0_5$	+	_	OFF
1	0	0	03, 05	OFF	_	+
1	1	0	03, 04	_	OFF	+
1	1	1	$0_2, 0_4$	-	+	OFF
0	1	1	$0_2, 0_6$	OFF	+	_
0	0	1	$0_1, 0_6$	+	OFF	

			TABLE 1	B -02, -03	, -07	
-11	IPU	TS	OUTPUTS	DRIVER	DRIVER	DRIVER
A	В	C	ENABLED	A*	B*	C*
0	0	1	$0_2, 0_6$	OFF	+	_
1	0	1	$0_{2}^{2}, 0_{4}$	<del></del>	+	OFF
1	0	0	$0_3, 0_4$	-	OFF	+
1	1	0	03, 05	QFF		+.
0	1	0	$0_1, 0_5$	+	-	OFF
0	1	1	01, 06	+	OFF	<del></del>

Push pull drivers are made up of pairs of Outputs: 01 and 04 (Driver A),  $0_2$  and  $0_5$  (Driver B),  $0_3$  and  $0_6$  (Driver C).

\*See Fig. 4

#### **DESCRIPTION OF AVAILABLE TYPES**

TYPE	POLES	SENSOR SEPARATION	GAIN*
7263-01	4	60°	Medium
7263-02	8	120°	High
7263-03	4	120°	Medium
7263-07	8	120°	Medium

\*Gain describes the change of output duty cycle as a function of change motor speed. For the high gain type, the duty cycle is caused to change from 0% to 100% over a 6 RPM motor speed change. For the medium gain type, the duty cycle changes from 0% to 100% when the motor speed changes by 40 RPM.


The following chart provides the recommended value for R5. R4 and R6 are the same value.

#### **OUTPUT CURRENT** (DRIVING DARLINGTON PAIRS)


POWER SUPPLY VOLTS	20	15	10	7.5	5	2.5	mA <sub>.</sub>
12	.1	.25	.56	.86	1.5	3.3	
15	.33	.51	.92	1,3	2.1	4.6	
18		.76	1.3	1.7	2.8	5.8	
21	*	*	1.6	2.2	3.3	7.0	
24		*	1.9	2.6	4.0	8.3	
28	<b>!</b> *	*	*	3.2	4.9	9.9	


<sup>\*</sup>causes excessive power dissipation.

**RESISTANCE IN KILOHMS** 




T-52-13-25







VARIABLE OSCILLATOR - FIGURE A



EXTERNAL OVERCURRENT SENSE WITH CHOPPING - FIGURE B



Translation from 120° electrical separation to 60° electrical separation INPUT B INPUT C 600 MOTOR TO 1200 CHIP - INPUT A INPUT B INPUT C SENSOR SEPARATION CONVERSION FIGURE D



MOTOR

02

9

SC =

osc OUT

<u>₹</u>8

₹ <u>8</u>

£ 8

0

907

OR OPTO SENSORS

Hall

Hall Switch

FRACTIONAL & RESISTOR

Tach input using ÷2 with output data rate doubled to achieve THREE PHASE BRUSHLESS DC MOTOR **OPERATING AT 5400 RPM** APPLICATION DIAGRAM 5400 RPM operation.

T-52-13-25

Figure 6

# THREE PHASE BRUSHLESS DC MOTOR **OPERATING AT 3600 RPM** APPLICATION DIAGRAM Figure 5

86

စိ

15 1 19MHz TEST

TACH

88

