# Microcontroller for simple-key remote controllers BU2463/BU2464/BU2465/BU2466

The BU2463 series are four-bit, single-chip microcomputers on which all of the functions required for a remote control transmitter can be configured on a single chip, which can be used as a microcontroller for a remote control encoder.

These are ideal for keeping system sizes compact, keeping prices low, and building sophisticated functions.

#### Applications

Remote control encoders

## Specifications

Series	BU2463 / BU2464 / BU2465	BU2466
Program memory (ROM) (bytes)	640	640
Data memory (RAM) (bits)	16×4	16×4
Subroutine nesting levels	2	2
Instruction sets	40	40
Large-current output port	1	1
Input ports	4	4
Output ports	8	6
Instruction cycle ( $\mu$ s)	13.2 (fosc=455kHz)	13.2 (fosc=455kHz)
Power supply voltage (V) typ.	3	3

## Features

- 1) Program memory (ROM) of 640 bytes
- 2) Data memory (RAM) of 16×4 bits
- 3) 2 levels of subroutine nesting
- 4) 4-bit input ports (for key scanning)
- 5) 8-bit individual output ports (for key scanning)
- 6) Large-current output port (for remote control signals)
- 7) Clock frequency: 300kHz ~ 1MHz
- 8) Instruction cycle of 13.2  $\mu$ s (when fosc = 455kHz)
- 9) HALT function (through internal instructions)

- HALT cancel function using key input (mask option)
- Internal carrier generator circuit for infrared remote control signals
- Four carrier signal modes selectable (mask option)
- Internal capacitor can be added for ceramic oscillation circuit (mask option)
- 14) Internal watchdog timer
- 15) Internal Power On Reset function

**. 7828999 0021167 824** 

ROHM

## ●Absolute maximum ratings (Ta=25°C)


Parameter	Symbol	Limits	Unit
Power supply voltage	VDD	-0.3~6.0	V
Power dissipation	Pd	550*1 (BU2463) 600*2 (BU2464 / BU2465) 550*3 (BU2466)	mW
Storage temperature	Tstg	<b>−55~</b> +125	°C
Input voltage	VIN	-0.3~Vpp+0.3	٧
Output voltage	Vouт	-0.3∼Vpp+0.3	V

- \*1 Reduced by 5.5mW for each increase in Ta of 1°C over 25°C.
- \*2 Reduced by 6mW for each increase in Ta of 1  $^{\circ}$  over 25  $^{\circ}$ C.
- **\*3** Reduced by 5mW for each increase in Ta of 1℃ over 25℃.

## Recommended operating conditions


Parameter	Symbol	Limits	Unit
Power supply voltage	VDD	2.0~4.0	V
Operating temperature range	Topr	<b>−25~+7</b> 5	r

## Block diagram




494


## Pin assignments




BU2463 pin layout



BU2465 pin layout



BU2464 pin layout



BU2466 pin layout

## Pin descriptions

Pin name	1/0	Function
VDD	_	Used to connect 2.0 V ~ 4.0 V power supply.
GND	_	Reference voltage for all inputs and outputs (0 V).
INIT	Input	Manual reset input. Setting this pin to LOW initializes the S output ports and OUT output ports to LOW and sets the ROM address to 0 page, 0 address.
ко~кз	Input	4-bit input ports. Internal pull-up resistance. A mask option can be used to select whether or not the HALT cancel function is to be effective for each individual bit (when the HALT function is effective, the HALT status is cancelled by setting this to LOW).
S0~S7	Output	Each of these can be set and reset independently (or all at once). The output format is Nch open drain.*
OUT	Output	Remote control signal output port which can be used to drive large currents. The output format is CMOS output. The output HIGH current side can be used to drive large currents.
OSC1	Input	OSC1 A ceramic resonator is connected between this pin and OSC2 There is internal feedback resistance between this pin and OSC2.
OSC2	Output	OSC2 A ceramic resonator is connected between this pin and OSC1

Note: There is no S4 or S5 port on the BU2466.

**■ 7828999 0021169 6T7 ■** 

ROHM

## ●Input/output circuits

Pin Name	I/O	I/O Circuit	Notes
ĪNIT	Input		Hysteresis input Internal pull-up resistance About. 400 kΩ
ко~кз	Input		Internal MOS Tr for pull-up About. 120 kΩ
S0~S7	Output	<b>*</b>	Open drain output LOW on reset No S4 or S5 in the BU2466
OUT	Output	>	CMOS output LOW on reset Output HIGH current side can drive large currents
OSC1	Input	OSCSTB OSC2	Internal MOS Tr for feedback Rf: about. 1 M $\Omega$ Internal damping resistance Rd: about. 6 k $\Omega$
OSC2	Output		(optional) Internal capacitors can be provided for oscillation C1: about. 100 pF C2: about. 100 pF

<sup>\*</sup> Circled items are mask options.


**7**828999 0021170 319 **=** 

496

# ●Electrical characteristics (Unless otherwise noted, Ta=25°C, VDD=3V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
INIT input current (HIGH)	Інит			1	μΑ	V <sub>1</sub> =V <sub>DD</sub>
INIT input current (LOW)	Ішт	—з	<b>—7.5</b>	-16	μА	V <sub>1</sub> =GND
K input current (HIGH)	Інк	_	_	1	μΑ	V <sub>1</sub> =V <sub>DD</sub>
K input current (LOW)	lılk	-9	-25	-50	μΑ	V <sub>1</sub> =GND
K input voltage (HIGH)	VIHK	2.1	_	3	v	_
K input voltage (LOW)	VILK	0	_	0.9	V	
INIT input voltage (HIGH)	ViHi	2.25		3	V	_
INIT input voltage (LOW)	Vili	0		0.75	V	_
S output voltage (LOW)	Vols		0.15	0.4	V	loL=1mA
OUT output voltage (LOW)	Volot	_	0.15	0.4	V	loι=100 μ A
OUT output voltage (HIGH)	Vонот	2.1	2.5	_	V	Ioh=-8mA
OSC2 output voltage (LOW)	Volos		0.4	0.9	V	IoL=70 μ A
OSC2 output voltage (HIGH)	Vonos	2.1	2.5		v	IoH=-70 μ A
S output leakage current	lıs	_	_	1	μΑ	Vo = Vpp, output OFF
OSC1 feedback current	losc1	1	3	7	μA	When Vosc1 = GND, Vosc2 = VDD, in HALT mode
Static current consumption	IDDST	_	_	1	μА	In HALT mode
Operating current consumption 1	IDDOP1		0.3	1.0	mA	fosc=455kHz
Operating current consumption 2	IDDOP2	_	0.25	_	mA	External clock of 1 MHz
Operating frequency	fosc	300	_	1000	kHz	_
Oscillation capacitance 1	C1		100	_	pF	When using internal capacitor
Oscillation capacitance 2	C2	_	100	_	pF	When using internal capacitor
Calculation speed		_	30	_	μs	fosc=1MHz

#### Measurement circuits



(Note) The BU2466 does not have S4 and S5 pins.

■ 7828999 0021172 191 **■** 

498

# ROHR




Fig. 8
Example: When using 32-key (8×4)

This circuit is an example that substantiates the function of the IC and not to guarantees the characteristics.

External constant and circuit must be considered carefully.

As the oscillation circuit constant must be determined by the make of the oscillator to be used.

Note: There are no S4 or S5 pins in the BU2466.

#### Mask options

With the BU2463, BU2464, BU2465, and BU2466, the following options can be selected:

- 1) Carrier signal mode (A, B, C, D)
- The watchdog timer can be reset (or not reset) using the OUT output signal.
- 3) The following input pins are equipped with a HALT cancel function: K0, K1, K2, K3.
- 4) An internal capacitor can be provided (or not) for a ceramic oscillation circuit.
- 5) Output states in HALT mode

S6: LOW state (values prior to HALT state are retained)

S7: LOW state (values prior to HALT state are retained)

## HALT function

The HALT state can be initiated by executing the HALT instruction. In the HALT state, the following apply:

- Oscillation stops, enabling an extremely low current consumption.
- The watchdog timer (WDT) is reset, and the S and OUT outputs go to LOW state.
- All values other than the WDT, S output and OUT output retain the values in effect prior to the HALT state.

MHowever, the state of the S6 output and S7 output in the HALT mode can be selected using the mask options.

- (A): Sets LOW state.
- The values in effect prior to the HALT state are maintained.

**3** 7828999 0021173 028

The HALT cancel function can be specified independently for each bit of the K inputs, using the mask options.

If even one of the K inputs has been set to LOW, the HALT state is cancelled.

If the HALT state is cancelled, the following occur:

- 1) The S output and OUT output values return to the values in effect prior to the HALT state.
- 2) In order to prevent operation before oscillation has

#### Configuration

- (1) Block diagram
- 1) Program memory (ROM)

An internal ROM of 640 words (64 words×10 pages×8 bits) for application software programs can be provided.

The scope of the program memory consists of the program counter PC ( $A_0 \sim A_5$ ) and the page address register PA ( $A_6 \sim A_9$ ), which are used to specify the address of the program register containing the next instruction (8 bits) to be executed.

stabilized, a wait timer is activated, and normal operation is then initiated after 1024×6 effective clock pulses.

 At the point where normal operation is resumed, the WDT begins to count again from 0.
 For K inputs equipped with the HALT cancel func-

For K inputs equipped with the HALT cancel function, if a LOW state has been input, the HALT instruction has the same effect as the NOP instruction.

The program memory is configured with one page consisting of 64 words, so that a maximum of 64 instructions can be stored on one page.

With evaluation chips, the ROM is attached externally, which makes it possible to carry out debugging and simulations of the pertinent system program. The program memory configuration is shown in Figure 9.




Fig. 9 Program memory configuration

\*(Note) Page #10 cannot be used as a program memory, but it can be used as a delay timer function during programming.

(See →2-1-14 Delay timer function)

**T** 7828999 0021174 T64 🖬

## 2) ROM address registers

The following registers are available to specify ROM addresses.

## ●Page address register (PA)

This contains the page numbers for the specified address in the ROM. The contents of the PA (4 bits) are decoded by a page decoder as one of 11 address lines.

## ●Page buffer register (PB)

New addresses are loaded into the PB, and are then shifted to the PA when the correct branch (BR) and subroutine call (CAL) are executed. The LPC instruction is used to load the PB.

## Program counter (PC)

This is used for word addresses on ROM pages. One instruction is selected by the page decoder from among the contents of the PC (6 bits).

## Stack register (SR)

This stores return word addresses in the Call Subroutine mode.

(1) Page address register and page buffer register The range of 0  $\sim$  10 pages in the ROM is defined by latching the four bits specifying the ROM page address.

The page address register differs from the program counter in that normally it does not change. As long as the Page Change instruction is not executed, the program continues to remain on the same page.

To change the page address requires a two-step operation: ① write the page to which the program execution is to jump in the page buffer (execute the LPC instruction), and ② execute the BR or CAL instruction.

This is necessary because the instruction code consists of 8 bits, and the page and word cannot be specified at the same time.

If the return instruction (RTN) from a subroutine in a subroutine called from another page is executed, the page address is changed at the same time.

#### (2) Program counter

The program counter is a 6-bit binary counter which is incremented each time an instruction is fetched, and specifies the address on the current page of the ROM containing the instruction which has to be executed next.

To facilitate programming, the program counter is reset to a location of zero each time the power supply is turned on, and the page address is set to 0. Next, the program counter specifies the next ROM address, us-

ing a random sequence. When the BR, CAL, and RTN instructions are decoded (in other words, when the MSB of the eight bits, which is  $I_0=1$ , is detected), the switches are turned off between the various stages, and the address is not updated. Instead, for the BR and CAL instructions, the address data is read from the instruction operand ( $I_2 \sim I_7$ ), and for the RTN instruction, the address is read from the stack register (Level 1).

## (3) Stack register

The stack register, which retains the return address when a subroutine is executed, is equipped with three levels for both the program counter (6 bits) and the page address register (4 bits). This enables subroutine nesting at two levels.

#### 3) Data memory (RAM)

An internal RAM enables up to 16 words $\times$ 4 bits to be stored.

The scope of the entire data memory is specified indirectly by the data pointer Y, with the word being specified by the four bits of the Y register.




Fig. 10 Data memory configuration

## 4) Y register (Y)

The Y register consists of four bits. It acts as a data pointer or a general-purpose register.

The Y register specifies the address  $(A_0 \sim A_3)$  on the page in the data memory, and at the same time is used to specify the output port. It can also be handled as a general-purpose register in the program.

🖿 7828999 DD21175 9TO

#### 5) Accumulator (Acc)

This is a 4-bit register used when carrying out calculations. Data and data resulting from calculations are stored in this register.

#### Arithmetic logic unit (ALU)

The arithmetic logic unit is configured of the addition and comparison units, which are connected in a 4-bit series, and a status logic (flag).

## (1) Calculation circuit (ALU)

The basic function of the addition/comparison unit is to carry out all addition and comparison operations. Subtraction is handled by reversing the Acc output [Acc + 1] and creating a complement.

## (2) Status logic

The status logic creates the ST, which is the flag that controls the program flow. If the calculation overflow and the two inputs are not equivalent, this flag is issued when the specified instruction is executed.

#### Instruction decoder 7)

Of the 40 types of instructions provided in the BU2463 series, 29 types are converted by the instruction decoding PLA into 16 types of micro-instructions, and when an instruction is executed, the instruction decoder handles operations such as connecting the data buses. Eight of the remaining 11 types of instructions, excluding the BR, CAL, and RTN instructions, are decoded by a decoder configured of only an AND matrix. This method works because the execution of these types of instructions does not require a large number of micro-instructions, and they operate in fairly isolated locations where they are not involved with other instructions. If the instruction is the BR, CAL, or RTN instruction, the following instruction is invalid. Therefore, these three instructions are not decoded using a decoder, but are decoded and executed directly by the hardware logic as the instruction code is read from the ROM. This avoids subsequent instructions being invalidated, so that the jump in program execution can be made to the pertinent address.

## Input/output circuits

The  $K_0 \sim K_3$  ports are 4-bit input ports, and are pulled up by an MOS Tr resistance.

The  $S_0 \sim S_7$  ports are output ports which can be set and reset independently. The output configuration is an Nch open drain circuit.

The OUT port can be used to drive large currents, and is a CMOS circuit (large current on the HIGH side).

#### 9) State counter (SC)

Figure 11 shows the basic machine cycle timing. All instructions consist of one byte, with the same execution time.

Execution of one instruction consists of six clock pulses for the reading (Fetch) cycle and six clock pulses for the execution (Execute) cycle, for a total of 12 pulses, but in actuality, the two cycles overlap and are executed at the same time, so that it appears that the cycle execution (one machine cycle) is being completed in six clock pulses.




Fig. 11 Basic timing chart

502


7828999 0021176 837

Execution of one instruction consists of six clock pulses for the reading (Fetch) cycle and six clock pulses for the execution (Execute) cycle, for a total of 12 pulses, but in actuality, the two cycles overlap and are executed at the same time, so that it appears that the cycle execution (one machine cycle) is being completed in six clock pulses.

The exceptions to the execution time are the BR, CAL, and RTN instructions. With these three instructions, the subsequent command is invalidated because of the time required to change the address sequence. Therefore, the instruction is read in advance, so that execution can be completed within the fetch cycle.

## Clock generator

The BU2463 series has an internal clock generator. The oscillation circuit can be configured by attaching an external ceramic resonator (if an optional internal oscillation capacitor is used).



Depending on the resonator, an external capacitor may be necessary. Please consult the pertinent manufacturer for recommended values.

#### 11) Reset function

Two reset functions are available to initialize the CPU. When the CPU is initialized, the program counter executes instructions from 0 page, 0 address.

## (1) Reset through an external pin

A reset can be executed by setting the INIT pin to LOW, which is done by specifying an interval of four or more machine cycles. (One machine cycle =  $1/f_{osc} \times 6$ )

If a reset is executed by turning on the power supply, a capacitor can be connected between the INIT pin and the GND and an integrated circuit configured with the internal pull-up resistance (approximately 400k  $\Omega$ ). This generates a reset pulse when the power supply is turned on.

However, this method is effective only when a valid reset pulse is input while the power supply voltage is within the operating voltage range and the clock oscillation has stabilized.




Fig. 13

- \* The capacitor value may need to be changed depending on the rise time of the power supply (this circuit example shows a power supply rise time of 10 ms or less).
- (2) Reset using the internal Power On Reset circuit The Power On Reset circuit is valid when the following conditions are satisfied. In this case, the external capacitor on the INIT pin may be omitted. (BU2463 / BU2646 only)

The BU2466 does not have this internal circuit. A reset should be initiated using an external pin.

				(V <sub>DD=</sub>	3V, 1	fosc=455kHz)
Parameter	Symbol	Min.	Тур.	Мах	Unit	Condition
Power supply rise time	trı	-	-	1	ms	
Rise time when interruputed	tr2	-	-	1	ms	VMin.=1V
Power supply interrupt time	tw	5	-	_	ms	




Fig. 14

7828999 0021177 773

## 12) Carrier generator

The carrier signal output from the OUT output port can be selected from among those listed in the table below, using a mask option.




Fia. 15

Option	OUToutput signal
A	T=1/fcar=12/fosc T1/T=1/2
В	T=1/fcan=12/fosc T1/T=1/3
С	T=1/fcar=8/fosc T1/T=1/2
D	No carrier output (same operation as S0 ~ S7)

<sup>\*</sup> fosc: Oscillation frequency, fcan: Carrier frequency

## 13) Watchdog timer

The watchdog timer is configured of a 14-bit binary counter, and a clock signal of fosc / 6 is input as the initial stage input. When this counter overflows, an internal reset signal is issued automatically, and the internal circuits are initialized. The detection time is set to  $6\times12^{13}/fosc$  (108.0ms when fosc = 455kHz). Normally, this counter has to be reset prior to the overflow of the binary counter, and in addition to the WDTR instruction, a mask option makes it possible to use the OUT output signal to do this (when Y - reg = 8 and the SEO instruction is executed). A reset is carried out forcibly in the HALT state, and the counter resumes when the HALT state has been cancelled.



## 14) Delay timer function

The tenth page of the ROM does not contain a program ROM, but can be used as a delay timer by specifying the ROM area in the program.

Setting the page buffer to 10 in the program and branching to an appropriate address using a subroutine call (CAL instruction) or a branch (BR instruction) in the subroutine enables a delay time of up to 64 machine cycles to be produced.



Fig. 17

7828999 0021178 601 1

## Instruction systems

#### (1) Abbreviations

Rohm's BU2463 series of 4-bit single-chip microcomputers has 40 types of basic instructions. These instructions are configured of the mnemonic abbreviations listed below.

1) Instructions related to operation

L-: Load

X-: Exchange

SE-: Set

RE-: Reset

D-: Decrement

I-: Increment

CL-: Clear

NEG-: Negate

A-: Add

S-: Subtract

BR: Branch

Dir. Diano

CAL: Call

RTN: Return

T-: Test

E-: Exclusive

2) Instructions related to constants

C [I (C)]: Immediate

Z:Zero

## 3) Instructions related to status

The status is set to "1" under the following conditions.

aNEb:a≠b

aLEb:a≦b

-C: Carryout on A or I

-N: Not Borrow Out on S or D

-Z: Zero on NEG

TM: 1

4) Instructions related to architecture block

P: Page Buffer Register

A: Accumulator Register

Y: Y-Register

M: RAM

K₀ ~ K₃: Input


 $S_0 \sim S_7$ , OUT: Output

## (2) Instruction formats

All instructions are composed of eight bits, including two fields: an operation code and an operand. Formats are classified by the type of operand.

#### 1) Format I


This format has no operand; all of the 8-bits are operation codes.



## 2) Format II

This format consists of 2-bits of operands and 6-bits of operation codes.


The 2-bits of operands are used to specify the bit address in the RAM word.



## 3) Format III

This format consists of 4-bits of operands and 4-bits of operation codes.

The 4-bits of operands are used to specify the constant loaded into the RAM, the word address in the Y register, the comparison values for the comparison instruction, or the ROM page address.



#### 4) Format IV

This format consists of 6-bits of operands and 2-bits of operation codes.

The 6-bits of operands are used to specify the ROM address.



7828999 0021179 546

## Command functions

The BU2463 series is equipped with the 40 types of general commands shown below.

	Class.	Mnemonic	Function	ST*1	Instruction	on code
1	Class.	LYA	Y←Acc	s	0010	0100
2	Transfer from	LAY	Acc←Y	S	0010	0011
3	one register to another	CLA	Acc←0	S	0010	1111
4		LMA	M(Y)←Acc	s	0000	0011
5	Transfer from	LMAIY	M(Y)←Acc, Y←Y+1	s	0010	0000
6	register to haivi	register to RAM  LMAIY  M(Y) ←Acc, Y←Y+1  LMAZA  M(Y) ←Acc, Acc←0		s	0000	0100
7		LYM	Y←M(Y)	s	0010	0010
	Transfer from	LAM	Acc←M(Y)	S	0010	0001
8	RAM to register	XMA	Acc +M(Y)	S	0010	1110
9		LYC	Y←I (C)	s	0100	(C)
10	Set constant	LMCIY	M(Y)←I (C), Y←Y+1	S	0110	(C)
11_		SEM	M(Y, B)←1	S	0011	00(B)
12	RAM bit		M(Y, B)←0	s	0011	01 (B)
13	operation	REM	When M (Y, B) = 1, set status	E	0011	10(B)
14		TM	When ST = 1, branch to specified address	s	10 (	
15	_	BR	When ST = 1, call subroutine of specified address	S	11 (	
16	RAM address specification	CAL	Return from subroutine to main routine	s	0000	1111
17	Specification	RTN		s	0001	(C)
18		LPC	PB←I (C)	- C	0010	0101
19	-	AMAAC	Acc←Acc+M(Y)	В	0010	0111
20	4	SAMAN	Acc←M(Y) —Acc	C	0010	1000
21	4	IMAC	Acc←M(Y)+1	В	0010	1010
22	4	DMAN	Acc←M(Y) −1	s	0000	1110
23	Calculation	IA	Acc+Acc+1	C	0010	1011
24	-	IYC	Y <b>←</b> Y+1	В	0000	0111
25	4	DAN	Acc←Acc−1	В	0010	1100
_26	1	DYN	Y←Y−1			<del>                                     </del>
27	_	EMAA	Acc←M(Y)⊕Acc	S	0000	0001
28		NEGAZ	Acc←Acc+1	Z	0010	1101
29		ALEM	When Acc≦M(Y), set status	E _	0010	1001
30		ALEC	When Acc≦I (C) , set status	E	0111	(C)
31	Comparison	MNEZ	If M (Y) is not equal to 0, set status	N	0010	0110
32		YNEA	If Y is not equal to Acc, set status	N	0000	0010
33		YNEC	If Y is not equal to I (C), set status	N	0101	(C)
34	Input	KNEZ	If K0 ~ K3 is not equal to 0, set status	N	0000	1001
35	input	LAK	Acc←K0~K3	S	0000	1000
36	Output	SEO	S(Y)←1*2	s	0000	1101
37	Output	REO	S(Y) ←0*2	s	0000	1100
38		WDTR	Watch Dog Timer Reset	S	0000	0101
39	Other	HALT	Halt operation	s	0000	0110
40	7	NOP	No operation	s	0000	0000

- \*1ST: Indicates a condition for which the status (ST) changes, with the respective meanings noted below.
  - S: The status is set unconditionally when the instruction is executed.
  - C: The status is set if a carry or borrow condition occurs in the calculation results.
  - B: The status is set if a borrow condition does not occur in the calculation results.
  - E: The status is set if the result of a comparison is true.
  - N: The status is set if the result of a comparison is false.
  - Z: The status is set if the result of the calculation is zero.
- \*2 The following are carried out based on the contents of the Y register.

#### BU2463 / BU2464 / BU2465

Y register value	Operation
0~7	SEO instruction: S (Y) ← 1 (High-Z) REO instruction: S (Y) ← 0
8	SEO instruction: The OUT output pin alternates repeatedly between HIGH and LOW, at the carrier frequency. (Option D: OUT ← 1) REO instruction: OUT ← 0
9	SEO instruction: $S_0 \sim S_7 \leftarrow 1$ (High-Z) REO instruction: $S_0 \sim S_7 \leftarrow 0$
10~15	No operation

#### BU2466

Y register value	Operation
0~3, 6, 7	SEO instruction: S (Y) ← 1 (High-Z) REO instruction: S (Y) ← 0
8	SEO instruction: The OUT output pin alternates repeatedly between HIGH and LOW, at the carrier frequency. (Option D: OUT ← 1) REO instruction: OUT ← 0
9	SEO instruction: $S_0 \sim S_7 \leftarrow 1$ (High-Z) REO instruction: $S_0 \sim S_7 \leftarrow 0$
4, 5, 10~15	No operation

7828999 0021181 1T4 📼

## Notes about the instruction system

The following describes each of the 40 types of basic instructions in the BU2463 series, in greater detail.

## (1) Notation format

Descriptions are noted using the mnemonic abbreviations listed in the "Instruction Functions" table at the beginning of the instruction. The basic items noted below are indicated to facilitate understanding, with additional notes concerning functions and other information.

## Notation format

Item

①Naming: Full name of mnemonic

②Binary operation code: Displayed in diagram

3Status: Check of status functions


Format : Type of instruction format (I to IV)

⑤Operand: Omitted for Format I instructions ⑥Function: Description of function

## (2) Descriptions of instructions

1) LYA

Naming: Load Y - Register from Accumulator Binary operating code:




Status : Set Format : I

Function: Y ← Acc

(Description) The contents of the accumulator are transferred unconditionally to the Y register. The contents of the accumulator do not change.

2) LAY

Naming: Load Accumulator from Y - Register Binary operating code:



Status : Set Format : I Function : A ← Y

〈Description〉 The four bits of the Y register are transferred unconditionally to the accumulator. The contents of the Y register do not change.

#### 3) CLA

Naming : Clear Accumulator

Binary operating code:



Status : Set Format : I

Function: Acc ← 0

(Description) The contents of the accumulator are set unconditionally to 0.

#### 4) LMA

Naming: Load Memory from Accumulator

Binary operating code:



Status : Set Format : I


Function : M (Y) ← Acc

(Description) The 4-bit contents of the accumulator are accumulated in the memory (RAM) location specified by the Y register. The contents of the accumulator do not change.

## 5) LMAIY

Naming: Load Memory from Accumulator and Increment Y-Register

Binary operating code:



Status: Set Format: I

Function:  $M(Y) \leftarrow Acc \quad Y \leftarrow Y + 1$ 

〈Objective〉 The Y register continuously addresses the pages of the 16 RAM words, and the addressed word is set as the accumulator value.

(Description) The contents of the accumulator are accumulated in the RAM location addressed by Y register.

Next, the contents of the Y register are incremented by one. The contents of the accumulator do not change.

508

## 6) LMAZA

Naming: Load Memory from Accumulator and Load Accumulator Zero

Binary operating code:



Status : Set Format : I

Function: M (Y) ← Acc Acc ← 0

〈Description〉 The contents of the accumulator are accumulated in the RAM location addressed by the Y register. The contents of the accumulator are then cleared to zero.

#### 7) LYM

Naming: Load Y-Register from Memory

Binary operating code:



Status: Set Format: I


Function:  $Y \leftarrow M(Y)$ 

〈Description〉 The contents of the RAM location addressed by the Y register are loaded to the register. The contents of the memory do not change.

## 8) LAM

Naming: Load Accumulator from Memory

Binary operating code:




Status: Set Format: I

Function: Acc ← M (Y)

〈Description〉 The contents of the RAM location addressed by the Y register are loaded to the accumulator. The contents of the memory do not change.

## 9) XMA

Naming: Exchange Memory and Accumulator Binary operating code:



Status : Set Format : I

Function: M (Y) 

Acc

〈Description〉 The contents of the memory addressed by the Y register are exchanged with the contents of the accumulator. For example, in order to carry out a calculation, this instruction can be used to read the memory words in the accumulator and save the current accumulator contents to the RAM. The contents can then be returned to the accumulator at the next XMA instruction.

## 10) LYC

Naming: Load Y-Register from Immediate

Binary operating code:



Status : Set Format : III

Operand: Constant  $0 \le I(C) \le 15$ 

Function:  $Y \leftarrow I(C)$ 


〈Objective〉 This loads a constant to the Y register. In an ordinary usage example, Y is set in a specified RAM word address, an address for a selected output line is specified, or carrier signal to be output from the OUT output port is specified, by setting Y. It can also be used to initialize the Y register for loop control.

〈Description〉 A 4-bit value is transferred from the C field of the instruction to the Y register.

#### 11) LMCIY

Naming: Load Memory from Immediate and Increment Y-Register

Binary operating code:



Status : Set Format : III


Operand : Constant  $0 \le I(C) \le 15$ Function : M(Y)  $\leftarrow I(C)$ , Y  $\leftarrow$  Y + 1

0057793 155 **-**

〈Description〉 A 4-bit value is transferred from the C eld of the instruction and accumulated in the RAM location addressed by the Y register. Next, the contents of the Y register are incremented by 1.

12) SEM

Naming: Set Memory Bit Binary operating code:



Status: Set Format: II


Operand: Bit address  $0 \le I(B) \le 3$ 

Function: M (Y, B) ← 1

(Description) In accordance with the selection of the B field of the operand, the first bit of the 4 bits is set in the addressed RAM memory as a logic of 1, depending on the contents of the Y register.

13) REM

Naming: Reset Memory Bit Binary operating code:



Status : Set Format : II


Operand: Bit address 0 ≤ I (B) ≤ 3

Function: M (Y, B)  $\leftarrow$  0

〈Description〉 In accordance with the selection of the B field of the instruction, the first bit of the 4 bits is set in the addressed RAM memory as a logic of 0, depending on the contents of the Y register.

14) TM

Naming: Test Memory Bit Binary operating code:



Status: To status of comparison results

Format: II

Operand: Bit address  $0 \le I(B) \le 3$ 

Function: M(Y, B)  $\leftarrow$  1?


 $ST \leftarrow 1$  (when M (Y, B) = 1)

 $ST \leftarrow 0$  (when M (Y, B) = 0)

〈Objective〉 This tests to see whether the logic of the selected memory bit is 1, and sets the status based on the result of the test.

15) BR

Naming: Branc on status 1 Binary operating code:



Status: Sets the status after executing the instruction, conditionally, depending on the status

Format: IV

Operand: Branch address (W)

Function:

If 
$$ST = 1$$
,  $PA \leftarrow PB$ ,  $PC \leftarrow I$  (W)  
If  $ST = 0$ ,  $PC \leftarrow PC + 1$ ,  $ST \leftarrow 1$ 

Note: In actuality, PC is a pseudo-random counter which specifies the next address in a fixed sequence.

(Objective) Depending on the program, this can be used to change the order in which instructions are executed in a normally sequential program. The branch is conditional, based on the status of the results of executing the instruction.

(Description)

This branching instruction is normally conditional, based on the status.

①If the status is "Reset" (the logic is 0), the next sequential instruction is executed, rather than branching being carried out.


②If the status is "Set" (the logic is "1"), the program is executed based on the following types of action.

●There are two types of branching, long and short. Short branching is used if the address is on the current page, and long branching is used if the address is on a different RAM page. The type of branching carried out is determined by the contents of the PB register. In order to execute long branching, the contents of the PB register must be modified with the desired page address, and this is done using the Load PB Register (LPC) instruction.

16) CAL

Naming: Subroutine Call on status 1

Binary operating code:



7828999 0021184 903 📰

Status: Sets the status after executing the instruction, conditionally, depending on the status

Format: IV

Operand: Subroutine code less I (W)

Function:

$$\begin{aligned} \text{If ST} &= 1, \ \text{PC} \leftarrow \text{I (W)} & \text{PA} \leftarrow \text{PB} \\ & \text{R1} \leftarrow \text{PC} + 1 & \text{PSR1} \leftarrow \text{PA} \\ & \text{SR2} \leftarrow \text{SR1} & \text{PSR2} \leftarrow \text{PSR1} \end{aligned}$$
 
$$\text{If ST} = 0, \ \text{PC} \leftarrow \text{PC} + 1 & \text{PB} \leftarrow \text{PA} \\ & \text{ST} \leftarrow 1 \end{aligned}$$

Note: In actuality, PC has a pseudo-random counter in relation to the next instruction.

(Description)

- ●In the program, control can be shifted between common subroutines. The loaded instruction retains the return address, so subroutines can be called out from various locations throughout the program, and the Call Return instruction (RTN) can be used in the subroutine to return execution correctly to the loaded address.Loading of addresses and instructions is normally carried out conditionally, based on the status.
- ①If the status is "Reset", loading does not take place.
- ②If the status is "Set", loading is carried out correctly. Because the subroutine stack (SR) has two levels, subroutines can be handled on two levels. Long subroutine calls (those in which another page is called out) can also be executed from any level.
- ●Long subroutine calls (those in which another page is called out) are enabled by executing the LPC instruction prior to CAL. Omitting the LPC instruction (and PA = PB) serves as a short subroutine call (calling a subroutine on the same page).

17) RTN

Naming: Return from Subroutine

Binary operating code:

Status : Set Format : I

PA, PB ← PSR1

SR1 ← SR2

PSR1 ← PSR2 PSR2 ← PSR2

SR2 ← SR2

OT 4


ST ← 1

Objective This returns execution from the calledout subroutine to the program from which control was called.

〈Description〉 Information about the return address taken from the stack register (SR1) is sent to PC, and execution returns to the main routine. At the same time, the contents of the page stack register (PSR1) are sent to PA and PB.

18) LPC

Naming: Load Page Buffer Register from Immediate Binary operating code:



Status : Set Format : III

Operand : ROM page address  $0 \le I(C) \le 10$ 

Function : PB ← I (C)

〈Objective〉 This loads a new ROM page address to the page buffer (PB) register. This operation is necessary when an instruction is used to call a long branch.

(Description) The PB register is loaded in accordance with the four bits from the C field of the instruction.

19) AMAAC

Naming: Add Accumulator to Memory

Binary operating code:

Status: Carry to status

Format: I

Functions : Acc ← M (Y) + Acc

 $ST \leftarrow 1$  (when total > 15)

 $ST \leftarrow 0$  (when total  $\leq 15$ )


〈Description〉 The ontents of the memory location addressed by the Y register are added to those of the accumulator, and the results are accumulated in the accumulator. The carry information is then sent to the status as the result. If the total is larger than 15, a carry operation occurs, and "1" is set as the status. The contents of the memory do not change.

7828999 0021185 84T **==** 

#### 20) SAMAN

Naming: Subtract Accumulator to Memory

Binary operating code:



Status: Carry to status

Format: I

Functions: Acc ← M (Y) - Acc


 $ST \leftarrow 1$  (when  $A \leq M$  (Y)) \ Initial

ST ← 0 (when A > M (Y)) conditions

〈Description〉 Two's complement addition is carried out on the contents of the accumulator, and the contents of the accumulator subtracted from the memory word addressed by the Y register, wih the results being accumulated in the accumulator. If the value in the accumulator is smaller than the memory word, or is equivalent to it, the status is "Set", to indicate that a borrow operation was not carried out. If the value in the accumulator is larger than the memory word, a borrow operation occurs, and the status is reset to 0.

## 21) IMAC

Naming: Increment Memory Binary operating code:



Status: Carry to status

Format: I

Functions: Acc ← M (Y) + 1

ST  $\leftarrow$  1 (when M (Y) = 15) Initial ST  $\leftarrow$  0 (when M (Y) < 15) conditions

〈Description〉 The contents of the memory addressed by the Y register are read out. "1" is added to this word, and the results are accumulated in the accumulator. The carry information is sent to the status as the result. If the total is greater than 15, the status is "Set". The memory does not change.

## 22) DMAN

Naming: Decrement Memory

Binary operating code:



Status: Carry to status

Format: I

Functions: Acc ← M (Y) - 1


 $ST \leftarrow 1$  (when M (Y)  $\ge 1$ ) Initial  $ST \leftarrow 0$  (when M (Y) = 0) conditions

(Description) The contents of the memory addressed by the Y register are read out. "1" is subtracted from this word (FH addition), and the results are accumulated in the accumulator. The carry information is sent to the status as the result. If the memory is greater than 1, the status is "Set", to indicate that a borrow operation was not carried out. The contents of the memory do not change.

## 23) IA

Naming: Increment Accumulator

Binary operating code:



Status : Set Format : I


Function : Acc ← Acc + 1

(Description) "1" is added to the contents of the accumulator, and the result is returned to the accumulator. There is no influence on the carry status.

24) IYC

Naming: Increment Y-Register and 1 on Carry

Binary operating code:



Status: Carry to status

Format: I

Functions:  $Y \leftarrow Y + 1$ 

 $ST \leftarrow 1$  (when Y = 15) Initial  $ST \leftarrow 0$  (when Y < 15) conditions

(Description) "1" is added to the contents of the Y register, and the resultis returned to the Y register. The carry information is sent to the status as the result. If the total is greater than 15, the status is "Set".

7828999 DO21186 786 🚃

#### 25) DAN

Naming: Decrement Accumulator and Status 1 Borrow

Binary operating code:

Status: Carry to status

Format: I

Functions: Acc ← Acc + 1

 $ST \leftarrow 1 \text{ (when A} \ge 1)$  $ST \leftarrow 0 \text{ (when A} = 0)$  Initial conditions

〈Description〉 "1" is subtracted from the contents of the accumulator, and if the result (FH addition) produces a borrow operation, the stats is reset to a logic of 0. If the contents of the accumulator are greater than 1, no borrow operation is carried out, and the status is set to 1.

26) DYN

Naming: Decrement Y-Register and Status 1 on Not Borrow

Binary operating code:

Status: Carry to status

Format: I

Functions: Y ← Y - 1

$$\begin{array}{l} \text{ST} \leftarrow 1 \text{ (when Y} \geq 1) \\ \text{ST} \leftarrow 0 \text{ (Y} = 0) \end{array} \right\} \begin{array}{l} \text{Initial} \\ \text{conditions} \end{array}$$

〈Objective〉 This subtracts only "1" from the contents of the Y register.

〈Description〉 "1" is subtracted from the contents of the Y registe. This is done by adding a negative 1 (FH). The carry information is sent to the status as the result. If the result is not equal to 15, the status is reset to 0, to indicate that a borrow operation was carried out.

#### 27) EMAA

Naming: Exclusive OR Memory and Accumulator Binary operating code:

Status : Set Format : I

Function: Acc ← M (Y) ⊕ + Acc

(Description) An exclusive logical OR is carried out on the contents of the memory addressed by the Y register and the contents of the accumulator, and the results are accumulated in the accumulator.

## 28) NEGAZ

Naming: Negative Accumulator and Status 1 on Zero Binary operating code:

Status: Carry to status

Format: I

Functions: Acc ← Acc + 1

$$ST \leftarrow 1 \text{ (when A = 0)}$$

$$ST \leftarrow 0 \text{ (when A is not equal to 0)}$$
Initial conditions

Objective This makes the word in the accumulator a two's complement.

〈Description〉 The two's complement of the accumulator is calculated by adding "1" to the one's complement of the accumulator, and the results are accumulated in the accumulator. The carry information is sent to the status. If the contents of the accumulator are 0, a carry operation occurs, and the status is set to 1.

## 29) ALEM

Naming: Accumulator Less Equal Memory Binary operating code:



Status: Carry to status

Format: I Functions:

 $Acc \leq M(Y)$ ?

 $ST \leftarrow 1$  (when  $Acc \leq M$  (Y))


 $ST \leftarrow 0$  (when Acc > M (Y))

〈Description〉 The value in the accumulator is subtracted from the contents of the memory location addressed by the Y regist using complement addition. The carry information is sent to the status as the result. A status of 1 indicates that the value in the accumulator is less than or equal to the memory word. Neither the contents of the memory nor those of the accumulator change.

7828999 0021187 612

30) ALEC

Naming: Accumulator Less Equal Immediate Binary operating code:



Status: Carry to status

Format: III

Operand : Constant value  $0 \le I(C) \le 15$ 

Functions:  $Acc \leq I(C)$ ?

 $ST \leftarrow 1$  (when  $Acc \le I$  (C))  $ST \leftarrow 0$  (when Acc > I (C))


〈Objective〉 This compares the contents of the accumulator and the constant value arithmetically.

〈Description〉 The value in the accumulator is subtracted from the constant (which is in the C field of the instruction), using complement addition. The carry information is sent to the status as the result. If the accumulator contents are less than or equal to the constant, the status is "Set". The contents of the accumulator do not change.

31) MNEZ

Naming: Memory Not Equal Zero

Binary operating code:



Status: Comparison result to status

Format: I

Functions:  $M(Y) \neq 0$ ?

 $ST \leftarrow 1 \text{ (when M (Y)} \neq 0)$ 

 $ST \leftarrow 0$  (when M (Y) = 0)


(Objective) This compares the memory word to 0.

〈Description〉 The contents of the memory addressed by the Y register are compared logically to 0. The comparison information is sent to the status as the result. If the memory value is not 0, the status is "Set".

32) YNEA

Naming: Y-Register Not Equal Accumulator

Binary operating code:



Status: Comparison result to status

Format: 1


Functions:  $Y \neq Acc$ ?

 $ST \leftarrow 1$  and (when  $Y \neq Acc$ )  $ST \leftarrow 0$  and (when Y = Acc)

 $\langle \text{Objective} \rangle$  This compares the contents of the Y register to those of the accumulator, to see if they match.

(Description) The contents of the Y register are compared logically to the contents of the accumulator.
 The comparison information is sent to the status as the result. If the contents do not match, the status is "Set".
 33) YNEC

Naming: Y-Register Not Equal Immediate Binary operating code:



Status: Comparison result to status

Format: III

Operand: Constant value  $0 \le I(C) \le 15$ 

Functions:  $Y \neq C$ ?


 $ST \leftarrow 1 \text{ (when } Y \neq C)$ 

 $ST \leftarrow 0$  (when Y = C)

〈Description〉 The constant in the Y register is compared logically the four bits in the C field of the instruction. The comparison result is sent to the status. If the operand and the contents of the Y register do not match, the status is set to 1.

34) KNEZ

Naming: K Not Equal Zero Binary operating code:



Status: Status set only if comparison results do not match

Format: I

Function : When  $K_0 \sim K_3$  are not equal to 0, status is set

 $\langle Objective \rangle$  This tests to see whether or not  $K_0 \sim K_3$  are 0.

 $\langle Description \rangle$  The data in  $K_0 \sim K_3$  are compared to 0. The comparison information is sent to the status. If data which is not 0 has been input, the status is set.

**2828999 0021188 559** 


514

ROHIT

#### 35) LAK

Naming: Load Accumulator from K

Binary operating code:



Status: Set Format: I

Function: Acc ← K<sub>0</sub> ~ K<sub>3</sub>

 $\langle \text{Description} \rangle$  The data in  $K_0 \sim K_3$  are sent to the accumulator.

36) SEO

Naming: Set S-Output Register Latch

Binary operating code:

Status: Set Format: I

Function:  $S(Y) \leftarrow 1$ 

$$S(Y) \leftarrow 1$$
  $0 \le Y \le 7$   
 $OUT \leftarrow 1 (Option D)$   $Y = 8$ 

 $S0 \sim S7 \leftarrow 1 \text{ (High-Z)} \quad Y = 9$ 

No operation

 $10 \le Y \le 15$ 

 $\langle \text{Objective} \rangle$  When 0 ≤ Y ≤ 7, this sets one S output line to a logic of 1.

When Y = 8, the OUT output pin alternates between HIGH and LOW at the carrier frequency.

When Y = 9, this sets the  $S_0 \sim S_7$  output lines to a logic of 1.

When  $10 \le Y \le 15$ , no operattakes place.

(Description) When the contents of the Y register are between 0 and 7, the contents of the Y register select the appropriate S output ( $S_0 \sim S_7$ ).

When the contents of the Y register are 8, the OUT output port is selected. When the contents of the Y register are 9,  $S_0 \sim S_7$  are all selected.

When the contents of the Y register are between 10  $^{\sim}$ 15, the No Operation instruction is executed.

37) REO

Naming: Reset S-Output Register Latch

Binary operating code:

Status: Set Format: I

Function:  $S(Y) \leftarrow 0$ OUT ← 0

 $0 \le Y \le 7$ Y = 8

 $S_0 \sim S_7 \leftarrow 0$ 

Y = 9 $10 \le Y \le 15$ 

No operation

7828999 0021189 495 **=** 

 $\langle \text{Objective} \rangle$  When 0 ≤ Y ≤ 7, this sets one S output line to a logic of 0.

When Y = 8, the OUT output pin is set to 0.

When Y = 9, this sets the  $S_0 \sim S_7$  olines to a logic of 0. When  $10 \le Y \le 15$ , no operation takes place.

(Description) When the contents of the Y register are between 0 and 7, the contents of the Y register select the appropriate S output ( $S_0 \sim S_7$ ).

When the contents of the Y register are the OUT output port is selected.

When the contents of the Y register are 9,  $S_0 \sim S_7$  are all selected.

When the contents of the Y register are between 10  $\sim$ 15, the No Operation instruction is executed.

38) WDTR

Naming: Watch Dog Timer Reset

Binary operating code:



Status: Set Format: I


Function: Resets the watchdog timer

(Objective) Normally, the counter for the watchdog timer must be reset before it overflows, and this instruction is used to control the reset signal.

39) HALT

Naming: HALT

Binary operating code:




Status: Set Format: I

Function: Implements the HALT function

(Objective) This stops oscillation and sharply reduces the amount of current consumed.

40) NOP

Naming: No Operation Binary operating code:



Status: Set Format: I

Function: No operation

## Development support systems

## (1) Software support (RDS-BU2)

In order to facilitate software development with the BU2463 series, the following software configuration has been provided as a development support tool.

## 1) Software development support tools

The following software development support tools are available.

## 1. Personal computer system (RDS-BU2)

The personal computer system requires the ability to run MS-DOS\* as the operating system (OS). A sample system configuration is shown for reference in Figure 18.

## 2) Software configuration

The following are available as software development support programs. These software programs require the ability to run MS-DOS\* as the OS.

#### 1. Text editor

This software program allows source programs to be created and modified. It can be used as a general-purpose screen editor.

#### 2. Assembler

This is used to convert source programs written as mnemonics to objects, and to create assembly lists and object files. The general-purpose cross-assembler PROASM-II\*\* is used.

## 3. BUS2463 instruction library

This can be used by including the BU2463 macro library in the general-purpose cross-assembler PRO-ASM-II\*\*.

#### 4. Simulator

Using objects which have been created, target machines can be run in simulated operation in the host machine, in order to monitor port and register statuses. This is used to run programs in the CPU in advance and to debug them, before running them with the evaluation board.

When object files confirmed with the above software programs have been completed, trial production of microcomputers for the pertinent system can be carried out at Rohm.




Fig. 18 Personal computer system (RDS-BU2)

**7828999 0021190 107** 

516

ROHIT

AAA

## Development support system software

This section explains the various syntaxes used to activate this development support system, and the ways in which the various software programs are used.

#### 1. Source program formats

Source programs are created using a screen editor in MS-DOS\*. Source program statements consist of the following four fields.

Label field Operation Operand Comment field field
---

These fields must be lined up in the configuration shown above.

Blanks or tabs are used as delimiters between fields. Consequently, the next field begins with the first character following the blank. The first character in a label or operation field must be an English alphabetic character. Also, if the first column is blank, it indicates that the label field is not limited.

Figure 19 shows an example of a source program, and Figure 20 shows an example of the assembly output for this program.

	INCLUDE BU2463. L			
	ORG	\$000		
	LYC	0		
AAA	LMCIY	0		
	YNEC	0		
	BR	AAA		
	END			

Fig. 19 Example of source program

INCLUDE BU2463. LIB 1 0000 2 0000 list ORG \$000 3 0000 4 0000 40 + LYC 0 LMCIY 0 5 0001 60 + AAA 6 0003 50 YNEC n

BR

**END** 

IA80 Ver.2.08(C) 1985 by IWASAKI / K.M.C PAGE 1

No Fatal error(s)

83

7 0007

8 000f

Fig. 20 Example of assembly output

#### (1) Label field

The label field is designed to indicate the location of one instruction in the program in a way that is easy to reference and easy to remember, and is configured of between 1 and 128 English alphabetic letters. Label fields must be clearly differentiated, so that locations are also clearly differentiated.

## (2) Operation field

Operation fields are configured of operation codes which indicate the function which the instruction implements. There must be at least one blank or tab between an operation field and a label field.

## (3) Operand field

Operand fields are configured of operands which indicate the target of the action being implemented. There must be at least one blank or tab between an operation code and an operand.

#### (4) Comment field

Comments begin with a semi-colon and end with a carriage return, line and field.

#### Hardware support

The following hardware support systems are available, to make it faster and easier to develop target systems for the BU2463 series.

## 1. BU2495 (Evaluation chip for the BU2463 series)

#### (1) Overview

The BU2495 is an IC designed for evaluation of the BU2463 series of 4-bit, single-chip microcomputers. Basically, it is configured of the same IC chips as the BU2463, but instead of the internal mask ROM unit used to write programs, it is configured so that a program memory (ROM or RAM) can be externally attached.

By writing programs to this externally attached program ROM, the user can treat the system in the same way as the ICs of the BU2463 series for the target system. Therefore, incorporating the BU2495 and the

EV2403C evaluation board with the externally attached program memory into user system makes program and system debugging easier.

## (2) Features

- Emulation of the BU2463 series of 4-bit, single-chip microcomputers is enabled.
- The system is configured of a CMOS processor which allows comprehensive evaluation of the BU2463 series.
- ●The instruction system is the same as that of the BU2463 series.
- ●External attachment of a program ROM (2732, 2764, 27128, or 27256) on the BU2495 enables the system to be handled just like the BU2463 series.
- Using the PA $_0$   $\sim$  PA $_3$  and PC $_0$   $\sim$  PC $_5$  which control up to 640 words of ROM addresses (8 bits/word) and the ROM data outputs  $I_0$   $\sim$   $I_7$  enables linking with an external program ROM.

## (3) Block diagram





Fig. 21

| 7828999 DO21192 TAT |


518

ROHIT

(4) Pin layout (pin functions)



(5) External dimensions (Units: mm)



#### (6) Description of pin functions Pin Name 1/0 **Function** V<sub>DO1</sub> Used to connect 2.0 V ~ 4.0 V power supply. GND Reference voltage for all inputs and outputs (0 V). Manual reset input. Setting this pin to LOW initializes the S output port and sets INIT Input the ROM address to 0 page, 0 address. 4-bit input ports. Internal pull-up resistance. Setting this pin to LOW cancels the HALT function. K0~K3 Input (The HALT cancel function can be set using the KHC pin.) S0~S7 Each of these can be set and reset independently (or all at once). The output format is Nch open drain. Output OUT Output Remote control signal output port which can be used to drive large currents. The output format is CMOS output (output HIGH current side). OSC1 Input A ceramic resonator is connected between this pin and OSC2. Built-in feed back resistor between this pin and OSC2. OSC<sub>2</sub> Output A ceramic resonator is connected between this pin and OSC1. The HALT cancel function is turned on and off by means of the K input to these pins. Setting these pins to HIGH makes KHC0~3 Input the HALT cancel function effective-based on the corresponding K input.

		Carrier mode selection pins.  Four different carrier modes can be set.	OP₀	ΟP	Carrier mode
:		Tour different carrier modes can be set.	0	0	A: 12 / fosc 1 / 2Duty
OP0~1	Input		0	1	B: 12 / fosc 1 / 3Duty
			1	0	C:8/fosc1/2Duty
			1	1	D: No carrier

These are used to output the accumulator contents.

Y0~Y3	Output	These are used to output the contents of the Y register.	
V <sub>DD2</sub>	_	Power supply for interface block with EPROM. A power supply of 4.5 ~ 5.5 is connected.	
R/ĪŘ	Input	Watchdog timer mode setting pins.	
WDT	Output	Monitor output for the reset signal of the watchdog timer.	
PC0~5, PA0~3	Output	These are used to output addresses to an external EPROM.	
10~17	Input	These are used to input data from an EPROM.	

External HALT input; however, HALT activation using an instruction takes precedence.

## (7) Absolute maximum constants (Ta=25°C)

Input

Output

Output

Timing signal outputs

Parameter	Symbol	Maximum rating	Unit
Power supply voltage	V <sub>DD</sub>	-0.3~7.0	V
Power dissipation	Pd	700*	mW
Operating temperature	Topr	<del>-</del> 10~+70	ొ
Storage temperature	Tstg	<b>−55∼+125</b>	°C

<sup>\*</sup> Reduced by 7mW for each increase in Ta of 1°C over 25°C.

**■** 7828999 0021194 852 **■** 

520

HALT

φ1, φ2

A0~A3

(8) Electrical characteristics (Unless otherwise noted, Ta=25 $^{\circ}$ C, V<sub>DD1</sub>=3.0V, V<sub>DD2</sub>=5.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
INIT input current (HIGH)	Іннт	_	0.1	5	μΑ	V1=VDD1
INIT input current (LOW)	lilit		15	-	μΑ	V <sub>1</sub> =GND
K input current (HIGH)	Інк	_	0.1	5	μΑ	V1=VDD1
K input current (LOW)	liuk	_	40	_	μΑ	V <sub>1</sub> =GND
KHC input voltage (HIGH)	Vінкно	0.7V <sub>DD1</sub>		V <sub>DD1</sub>	V	
KHC input voltage (LOW)	VILKHO	0	-	0.3V <sub>DD1</sub>	٧	<del>-</del>
OP input voltage (HIGH)	ViHOP	0.7V <sub>DD1</sub>	-	V <sub>DD1</sub>	٧	<del>-</del>
OP input voltage (LOW)	VILOP	0	_	0.3V <sub>DD1</sub>	٧	<del>-</del>
R/IR input voltage (HIGH)	VIHRIR	0.7Vpp1		V <sub>DD1</sub>	<b>v</b>	<u>—</u> :
R/IR input voltage (LOW)	VICRIA	0		0.3V <sub>DD1</sub>	٧	<del>-</del>
HALT input voltage (HIGH)	VIHHALT	0.7V <sub>DD1</sub>	_	V <sub>DD1</sub>	٧	<del>-</del>
HALT input voltage (LOW)	VILHALT	0	_	0.3V <sub>DD1</sub>	٧	<del>-</del>
I input voltage (HIGH)	ViHi	0.7VDD2	-	V <sub>DD2</sub>	٧	<del>-</del>
KHC input current (HIGH)	Інкно	_	_	1	μΑ	V <sub>1</sub> =V <sub>DD1</sub>
KHC input current (LOW)	Ііцкис	_	_	-1	μΑ	V <sub>1</sub> =GND
OP input current (HIGH)	Іное		-	+1	μA	V <sub>1</sub> =V <sub>DD</sub>
OP input current (LOW)	lilop	_	****	-1	μА	V <sub>1</sub> =GND
R/IR input current (HIGH)	liheie		_	+1	μΑ	V <sub>1</sub> =V <sub>DD1</sub>
R/IR input current (LOW)	lilrir		-	-1	μΑ	V <sub>1</sub> =GND
HALT input current (HIGH)	IIHHALT	_		+1	μА	V <sub>1</sub> =V <sub>DD1</sub>
HALT input current (LOW)	IILHALT	_	-	-1	μA	V <sub>1</sub> =GND
I input current (LOW)	liu	_	_	-1	μΑ	V <sub>1</sub> =GND
PC, PA output voltage (HIGH)	Vонр	_	0.2	<u> </u>	V	Ioн=1mA
PC, PA output voltage (LOW)	Volp	_	0.2	_	٧	IoL=1mA
A output voltage (HIGH)	Vона		0.2	_	V	Ioн=1mA
A output voltage (LOW)	Vola	_	0.2	_	V	loL=1mA
Y output voltage (HIGH)	Vону		0.2	_	٧	Ioн=1mA
Y output voltage (LOW)	<b>V</b> OLY	_	0.2	<u> </u>	٧	loL=1mA
O output voltage (HIGH)	Vонр		0.2	_	V	lon=1mA
O output voltage (LOW)	Volo	_	0.2	_	٧	loL=1mA
WDT output voltage (HIGH)	Vohwdt	_	0.2	T -	V	loн=1mA
WDT output voltage (LOW)	VOLWDT	_	0.2	_	٧	loL=1mA
S output voltage (LOW)	Vols	_	0.2	<u> </u>	٧	loL=1mA
OUT output voltage (HIGH)	Vоням		2.5	_	٧	Ioн=8mA
OSC2 output voltage (LOW)	Volosc	_	0.5		٧	IoL=160 μA
OSC2 output voltage (HIGH)	Vоноsc	<b>—</b>	2.5	_	٧	Ioн=160 μ A
S output leakage current	ILS	_	_	5	μΑ	V <sub>0</sub> =V <sub>DD1</sub> , output Tr: OFF
OUT output current (HIGH)	IOLRM	_	25	_	μΑ	V <sub>0</sub> =V <sub>DD1</sub> , output Tr: OFF
OSC1 feedback current	losc <sub>1</sub>	_	3	_	μА	Vosc1=VDD1
Static current consumption	IDDST		_	10	μА	In standby state
Operating current consumption	Іорор	_	0.3	_	mA	fck=455kHz
Operating frequency	fopr	300		1000	kHz	_
				00110		

7828999 0021195 799

## 2. EV2403C evaluation board for the BU2463 series

#### (1) Overview

The EV2403C is an evaluation board for use with the BU2463 series of 4-bit, single-chip microcomputers. It is designed to provide an environment as close as possible to the final product at the application program development stage, so that system operation functions can be evaluated. The main features are listed below.

- The BU2495 is used as the evaluation ship.
- ●The board and the application system are connected by means of an emulation cable (18-pin DIP).
- An EPROM is used as the program memory (2732, 2764, 27128, or 27256).
- ●The instruction system and the I/O specifications are basically the same as those of the BU2463 series.
- (2) Product specifications

(Product composition)

●EV2403C board module (glass epoxy resin PWB)

External dimensions :  $67 \times 60$  (mm) Power supply voltage :  $2.0 \sim 4.0$  (V) Operating temperature :  $0 \sim 50^{\circ}$ C

●18-pin DIP emulation cable

(3) Connection settings

Emulation can be carried out using the connectors listed below. (See Fig. 22.)

#### [J1] Emulation socket

This connects the cable to the target system. Power is also supplied to the evaluation board through this cable.

Pin No.	Signal	Pin No.	Signal
1	ĪNĪŤ	10	S3
2	GND	11	S4
3	KO	12	S5
4	K1	13	S6
5	K2	14	S7
6	К3	15	OUT
7	S0	16	OSC2
8	S1	17	OSC1
9	S2	18	Voo

## [J2] EPROM power supply

The J2 connector is used if power is supplied to the EPROM from a separate source. Switching is done through the S1 short post 1.

## [J3] Monitor pin

Internal operations in the BU2495 can be monitored. The following signals can be monitored: Acc0  $\sim$  3, Yreg0  $\sim$  3,  $\phi$  1,  $\phi$  2, WDT

## [J4] Oscillation monitor pin

Oscillation output signals can be monitored.

## (4) Option settings

The following settings for options must be entered, depending on the specifications of the application.

#### [S1] Setting the HALT cancel function


Shorting the HIGH sides of short posts 1  $\sim$  4 enables the HALT cancel function to be set, based on the corresponding K input. If the HALT cancel function is not to be set, the L side should be shorted.

Set pin	K0	K1	K2	КЗ
Short post	1	2	3	4
HALT cancel function set	Н	Н	Н	Н
HALT cancel function not set	L	L	L	L

[S2] Setting the watchdog timer reset function using the carrier output and OUT output

Setting the carrier output

Setting short posts 1 and 2 as indicated in the table below enables the carrier output to be set.



Short post		Carrier output	
1	2	Carrier output	
L	L	T=1/f <sub>CAR</sub> =12/f <sub>OSC</sub> , T1/T=1/2	
L	Н	T=1/f <sub>CAR</sub> =12/f <sub>OSC</sub> , T1/T=1/3	
Н	L	T=1/f <sub>CAR</sub> =8/f <sub>OSC</sub> , T1/T=1/2	
Н	Н	No carrier output	

fcan: Carrier frequency, fosc: Oscillation frequency.

 Setting the watchdog timer reset function using the OUT output

Setting short post 3 on the LOW side enables the OUT output signal to be used to reset the watchdog timer.

**■** 7828999 0021196 625 1

MAL

Short post	3
Watchdog timer reset using OUT output signal	L
Watchdog timer not reset using OUT output signal	Н

[Options which cannot be set using the short posts] Some of the mask options which can be set with the BU2463 chip cannot be set using the short posts. Each of these options is supported by an evaluation chip. When they are used, check to make sure the pertinent evaluation chip on the evaluation board has been set so that the desired option can be used.

- Options which cannot be set on the EV2403C
- •Whether or not there is an internal oscillation circuit capacitance based on a ceramic resonator
- Selection of the S6 and S7 states in HALT mode
   The EV2403C supports the following six types of evaluation chips.

Evaluation chip	Oscillation	State in HALT mode			
Evaluation chip	capacitance	S6	<b>S</b> 7		
BU2495-1	,	L	L		
BU2495-2	YES	Previous state	L		
BU2495-3		Previous state	Previous state		
BU2495-4		L	L		
BU2495-5	NO	Previous state	L		
BU2495-6		Previous state	Previous state		

## (5) Usage environment settings

The following settings should be entered based on the environment in which the evaluation board is used.

[S3] EPROM power supply switching, external HALT setting and clock input switching

## EPROM power supply switching

Shorting the short post 3 on the LOW side enables power to be supplied to the evaluation chip from J1, and enables power to be supplied to the EPROM from J2.

This makes it possible to run the EPROM on a 5V power supply and the evaluation chip on a 3V power supply.

If the evaluation chip and the EPROM are being supplied from the same power supply, 1 should be shorted on the HIGH side. This causes a short between the  $V_{DD}$  pins of J1 and J2, one of which then supplies power, so that both units can be driven from the same power supply.

Short post	3
J1 and J2 driven from separate power supply	L
J1 and J2 driven from same power supply	Н

## Setting an external HALT

Shorting short post 4 on the HIGH side enables a HALT state to be applied from an external source. Normally, this should be shorted on the LOW side.

## Switching the clock input

Switching between short posts 1 and 2 enables automatic oscillation to be initiated by the external clock input and the resonator.

Short post	1	2
External clock input	L	L
Internal automatic oscillation	Н	Н

When using the internal clock, the resonator should be mounted on the EV2403C. The oscillation circuit constant varies depending on the resonator, so the manufacturer of the resonator should be consulted regarding recommended values.

(See XTAL, C1, and C2 in Figure 22.)

## [S4] EPROM settings

Switching 6 enables mounting of the 2732, 2764, 27128, and 27256.

With the 2732, however, Pin 1 of the ROM chip should be mounted so that it fits under Pin 3 of the socket.

Short post	1	2
2732	Н	Н
2764	Н	L
27128	Н	L
27256	L	L

#### (6) Operation notes

- ●Of the functions available with this chip, the Power On Reset function is not supported by the evaluation board. When evaluating program operation functions with the evaluation board, therefore, always attach an external reset capacitor. The DS and ES should be used to evaluate the Power On Reset function.
- ●When evaluating BU2466 programs, the S4 and S5 pins (Pins 11 and 12 on J1) should be used in the open state.
- An 18-pin DIP IC socket must be mounted in the application system. The emulation cable is inserted into this socket.

**7**828999 0021197 561 **E** 

ROHM

- Factors such as the wiring capacitance of the emulation cable can sometimes affect normal oscillation of the ceramic resonator in the application system. If this happens, mount the resonator on the emulation board.
- ●If power to the EV2403C is being supplied from the application system through the emulation cable, make sure the application system is capable of supplying sufficient power.
- ●The EV2403C is designed for evaluation of the operation functions of the program, and AC and DC characteristics may differ from those of the mass-produced chips. The DS and ES should be used for evaluation of electrical characteristics.




Fig. 22 Parts layout (EV2403C)

🖿 7828999 0021198 4T8 📟

## 1: Initial reset circuit

#### (1) Using the internal power on reset circuit

The BU2463 series is equipped with an internal Power On Reset circuit. The Power On Reset function works even if the INIT pin is in open state. The timing at which the reset signal is generated is proportional to the oscillation clock cycle (tosc).

A clock of four or more stable machine cycles (24 clock pulses) must be input to the OSC1 pin during the valid reset period.

## (2) Using an external capacitor

If a longer reset timing is required than that which can be provided with the internal Power On Reset circuit, such as for power supplies with a slow rise time and power supplies with strong chattering (> 1 ms at  $f_{\text{OSC}} = 455 \text{kHz}$ ), a capacitor  $C_0$  is connected between the INIT pin and the GND pin.

The CR integrated circuit is comprised of  $C_0$  and the internal pull-up resistance of the IC (approximately  $400k\,\Omega$ ). When the power is turned on, the integrated waveform of the power supply rise waveform is input through the INIT pin, and a reset is initiated which remains effective until the input threshold voltage of the internal inverter is exceeded. During the period in which the reset is valid, a clock with a stable cycle exceeding four machine cycles (24 clock pulses) must be input to the OSC1 pin.

The constant should be set high enough to accommodate the power supply rise time (including chattering) and the oscillation rise time subsequent to reaching the valid power supply voltage (the rise time for a crystal resonator is longer than that for a ceramic resonator).

If the power supply rise time is within 10ms, 0.1  $\mu$ F is an appropriate value for C<sub>0</sub>.




Fig. 23 Initial reset circuit

(Note) Power-on reset circuit is not incorporated in the BU2466. Use an external capacitor.

7828999 0021199 334

#### Oscillation circuit

Attaching an external ceramic (crystal) resonator between OSC1 and OSC2 enables configuration of a ceramic (crystal) oscillation circuit. In order to minimize effects on the board wiring and other elements, the resonator should be placed as close to OSC1 and OSC2 as possible.

The circuit shown in Figure 24 can be used by using a mask option (internal capacitor).




Fig. 24 Example of oscillation circuit (configuration)

## a: Precautions regarding oscillation when the power is turned on

When using an external capacitor on the initial reset circuit, the setting should ensure that the valid INIT signal is longer than the power supply and oscillation rise times. If operation begins before the oscillation rise-

time has been completed, erroneous operation may occur. Generally, crystal resonators have a longer rise time than ceramic resonators, so special caution is required if using a crystal resonator.




Fig. 25 Power supply waveform when power is turned on (expanded on time axis)

526

7858999 0057500 48P 🖿

## b: Precautions regarding oscillation when HALT is cancelled

When a HALT state is cancelled, oscillation is resumed. At this point, in order to assure sufficient time for the oscillation to stabilize, the BU2463 series is provided with an internal wait timer (6144 effective clock pulses / fosc) based on the hardware counter. During that period, no clock pulses are supplied to internal circuits, so no program execution is carried out. Consequently, input which is faster than the wait timer timing cannot be read.

The oscillation rise time varies depending on the type

of resonator used. Please consult the manufacturer of the resonator for specific time information.

c: Correspondence table for resonators and application circuits

Currently, the resonators listed below can be used with the circuits and oscillation constants given in the table. For more detailed information, please consult the manufacturer of the resonator before selecting a certain circuit and constant.

## fosc=400kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB400P	Murata Mfg.	Α	_	2.0~4.0
KBR400BK70	Kyocera corp.	Α		2.0~4.0
FCR400K3	TDK	А	_	2.0~4.0
EFO-A-400K04A	Matsushita Electric	Α	_	2.0~4.0

#### fosc=440kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB440E	Murata Mfg.	Α	_	2.0~4.0
KBR440BK70	Kyocera corp.	А	_	2.0~4.0
EFO-A-440K04A	Matsushita Electric	Α	_	2.0~4.0

#### fosc=455kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB455E	Murata Mfg.	A		2.0~4.0
KBR455BK70	Kyocera corp.	Α	_	2.0~4.0
FCR455K3	TDK	Α	_	2.0~4.0
EFO-A-455K04A	Matsushita Electric	Α	_	2.0~4.0

## fosc=480kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB480E	Murata Mfg.	Α	_	2.0~4.0
KBR480BK70	Kyocera corp.	А	_	2.0~4.0
FCR480K3	TDK	А	_	2.0~4.0
EFO-A-480K04A	Matsushita Electric	А		2.0~4.0

7828999 0021201 812 1

#### fosc=432kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB432E	Murata Mfg.	Α	_	2.0~4.0

#### fosc=320kHz

Prod. No.	Maker	Circuit	Osc. constant	Power supply voltage range
CSB320D	Murata Mfg.	B (Note)	C1=100pF C2=100pF	2.0~4.0

(Note) An internal capacitor and external capacitor are required.

- 4: Precautions regarding setting of mask options When setting the mask options for the BU2463 series, the following precautions should be observed.
- a: OUT output carrier signal mode Select the required carrier mode. If using  $(A \sim C)$  normal output (no carrier) as the port, select  $\underline{\text{Mode D}}$ . If Mode A is selected, please be aware that there may be times when the HIGH state of the first pulse serves as the seventh clock (normal sixth clock).

#### b: HALT cancel function

When applying a HALT (oscillation stopped) state, at least one pin should be set to the HALT cancel function YES (Y) state, as a means of cancelling the HALT state. The HALT state will not be cancelled if a LOW state is input to a pin for which the HALT cancel function has been set to NO (N).

A HALT state can also be cancelled by inputting a valid reset signal.

#### c: S6 and S7 output states in HALT state

In applications where the HALT state is cancelled by shorting an input pin for which the HALT cancel function (see above) has been set (for example, with remote control transmitters), select (A), which produces a LOW state.

This ensures that the HALT state will be cancelled. (The pin will be LOW regardless of the program. However, the state is maintained internally, so recovery occurs following the cancel of the HALT state.)

If pull-up resistance has been added externally, current flows during a HALT state (output is LOW), so other means of retaining the values prior to the <u>HALT state</u> are required, such as selecting (B).

d: Resetting the watchdog timer using the OUT output signal

In applications where the OUT output signal is output periodically, such as in a remote control transmitter, selecting (Y), which resets the timer, can be used effectively.

If (N) is selected, so that the timer is not reset, the program must be designed so that the WDTR instruction is executed periodically (within 2<sup>13</sup> machine cycles).

- e: Capacitors for ceramic resonator circuits Select whether the capacitor is <u>internal (Y)</u> or <u>not (N)</u>, depending on the resonator and oscillation circuit being used.
- 5: Precautions when creating programs When developing programs for the BU2463 series, caution is required concerning the following items.
- a: All of the instructions listed below must be stored in the ROM. (As long as they are in the ROM, they do not necessarily have to be used in the software.)

CAL	CLA	IYC	LAK	LMAIY
LYA	LYM	LAM	NOP	RTN
SEO	REO	HALT	WDTR	LAY
LMA	IA	DAN	DYN	

(Note) Of the instructions listed above, those requiring operands must have appropriate values added as the operands.

b: The following instructions should not be used as program start addresses (PAGE = 0, PC = 0).

BR SEO REO CAL RTN

**7828999 0021202 759** 

528

## 6: Precautions when evaluating programs

## (1) For BU2463

Mass-produced chips can produce operations equivalent to those of evaluation chips (evaluation board: 2403C), but the table below lists differences between the two. If evaluation chips are being used, evaluation should be carried out keeping these items in mind. Also, other fundamental characteristics are similar, but a sample should be used and testing carried out on mass-produced boards, to make sure the characteristics of final attachment circuits and other components match.

Class	ltem	Mass-production chips (BU2463 series)	Evaluation chip (EV2403C evaluation board)
	K input	HALT release function (※) can be selected individually for each bit, using mask option.	HALT release function can be selected individually for each bit by setting HALT release function, using setting switches (KHC0 ~ KHC3).
Option settings	S output	Output state for S6 and S7 in HALT state can be selected, using mask option.	Options for output states in HALT mode are supported by three types of evaluation chips.  Note) Of the 4 available options, "S6 in standby, S7 LOW output" is not supported by an evaluation chip.
Optio	OUT output	An internal carrier generator enables 4 types of carriers to be selected, using mask option.	An internal carrier generator enables 4 types of carriers to be selected, using carrier setting pins (OP0, OP1).
	OSC input/output	Oscillation capacitor can be added between GND pins, using mask option.	Oscillation capacitor options are supported by two types of evaluation chips (used/not used).
	Reset circuit	Internal Power On Reset circuit	No internal Power On Reset circuit. (External capacitor must be attached.)
Electrical characteristics	Power supply	Connected to 2.0 ~ 4.0 V power supply	[Power to EPROM supplied from separate power supply (5 V)] Connected to 2.5 ~ 4.0 V power supply. [Used with single power supply] Usable voltage range for EPROM must be taken into consideration. Be aware that current consumption increases.
	OSC input/output	Oscillation circuit can be configured by mounting ceramic resonator.	Setting selector switch and mounting a ceramic resonator enable configuration of oscillation circuit on evaluation board. In this case, the OSC pin (on emulation cable side) should be open.
		Note) The wiring capacitance and other chara configuring the oscillation circuit, so the oscillation	acteristics are different from those of boards ation of mass-produced boards must be evaluated.

<sup>\*</sup> HALT release function: If "L" is input to kat HALT, the Half state will be released.



## (2) For BU2466

Mass-produced chips can produce operations equivalent to those of evaluation chips (evaluation board: 2403C), but the table below lists differences between the two. If evaluation chips are being used, evaluation should be carried out keeping these items in mind. Also, other fundamental characteristics are similar, but a sample should be used and testing carried out on mass-produced boards, to make sure the characteristics of final attachment circuits and other components

Class	Item	Muss production chip (BU2466 series)	Evaluation board EV2403C
	K input	By selecting the mask option, the HALT release function (*) can be selected for each bit.	The HALT release function can be selected for each bit, by using the HALT release function setting pin (KHCO - KHC3).
Option setting	S output	By selecting the mask option, the output state can be selected for S6 and S7 during HALT.	The output state option during HALT can be accommodated by 3 kinds of ever chips.  (Note) Among 4 options "S6 retains the mode, " and "S7 low output" cannot be supported by the ever chip.
Opti	OUT output	A carrier generator is incorporated so that 4-kinds of carriers can be selected by selecting mask option.	Carrier generator is built in, so 4 kinds of carriers can be selected by the carrier setting pins (OP0 and OP1).
	OSC I/O	By selecting the mask option, oscillation capacitors can be added before grounds.	The options of oscillation capacitor can be accommodated depending on the 2-kinds of ever chips.
	S4,S5 output	None	Do not use pins in the open state.
Electrical characteristics	Power supply	Connect a supply voltage of between 2.0 V and 4.0 V.	[A power voltage of 5 V for EPROW should be supplied by a separated source.]  Connect to a power voltage of between 2.5 V and 4.0 V.  [Use single power source]  The power supply voltage for EPROW should be considered.  Note that current consumption increases.
Electrical o	OSC I/O		By selecting the setting switch and mounting ceramic oscillator, oscillation circuit can be configured on the ever board. In such case the OSC pin (on the side of the emulation cable .) becomes open.
			sists of an oscillation circuit is different from that of quantity on using the quantity production board must be carried out.

(\*) HALT release function: If "L" is input to K at HALT, the HALT state will be released.

7828999 0021204 521 📼

530

ROHIT

## 7: Application circuit example

This shows a typical application example using the BU2458 as a base chip in a remote control encoder.




Fig. 26 Application circuit example (32-key remote control unit)

The following is a guide to peripheral circuits (A to E in the above diagram).

A: Power supply circuit (page 15)

B: Initial reset circuit (page 1)

C: Oscillation circuit (pages 2 ~ 4)

D: Infrared LED drive circuit (pages  $16 \sim 17$ )

E: Key scan circuit (pages 18 ~ 19)

(Note) There are no RC or RD pins in the BU2466.

#### Operation notes

Although the application circuit example shown above is recommendable, it is requested that the circuit characteristics should be confirmed carefully. When using the circuit with the external circuit constant changed, consider the marginal difference of the static characteristics and transient characteristics about the attachments including Rohm ICs.

Please note that we have not confirmed about the patent.

**7828999** 0021205 468 **58** 

ROHM

## A: Power supply circuit

If large current flows to the circuit, such as in infrared LED drive circuits, and there is high wiring impedance on the board and high power supply impedance (in cases where the battery wears down particularly quickly because the equivalent impedance of the battery is too high), the power supply voltage fluctuates, and the IC may malfunction because it is operating outside of the operating power supply voltage range.

To suppress fluctuation in the power supply voltage and assure stable operation, an electrolytic capacitor should be connected between  $V_{DD}$  and GND, as close to the IC pin as possible.

Depending on the settings entered for specifications such as the signal arrival distance and usage power supply voltage range, as well as conditions such as the type of battery used and the board design, a capacitance of 47  $\sim$  100  $\mu$ F should be provided, with the appropriate value being determined through experimentation. If it is not possible to attach a large capacitor sufficiently close to the IC pin because of the mounting space or other considerations, a smaller capacitor (0.01  $\sim$  0.1  $\mu$ F) may be added in close proximity to provide supplemental capacitance.

D: Infrared LED drive (OUT pin application) circuits
An infrared LED drive circuit can be configured by adding a single external NPN Tr to the OUT output.




Fig. 27 Example of OUT pin attachment circuit

The following show examples of how the various constants in the circuit in Figure 27 are determined.

## a: Setting the LED drive current (ILED)

This is set with the type of LED and the arrival distance of the infrared beam in mind.

Using an SIR-56SB as the LED, at  $V_{DD} = 3V$ , designing a circuit with a target value of  $I_{LED} = 700$ mA involves the following calculation examples.

#### b: Setting R<sub>1</sub>

The Tr must be put in overdrive and a base current value must be set that cannot fail to cause saturation, taking dispersion and temperature characteristics into consideration.

Assuming an overdrive factor of K, the base current lout is determined as shown in equation (1).

$$l_{OUT} = \frac{K \times l_{LED}}{h_{FE}} \cdot \cdot \cdot \cdot \cdot (1)$$

In equation (1), if  $h_{\text{FE}}=270$  typ. (see Tr specifications) and  $l_{\text{LED}}=700\text{mA}$ , then setting K = 5 produces the following value for  $l_{\text{OUT}}$ .

$$lout = \frac{5 \times 700 \text{mA}}{270} = 13 \text{mA}$$

Caution is required, because if K is excessively large, the accumulation time for Tr will be longer, resulting in a longer ON time.

Assuming an OUT output HIGH voltage of  $V_{OH}$  and a Tr base - emitter voltage of  $V_{BE}$ , resistance  $R_1$  is determined by equation (2).

$$R_1 = \frac{V_{OH} - V_{BE}}{I_{OUT}} \cdot \cdot \cdot \cdot \cdot (2)$$

**■** 7828999 0021206 3T4 **■** 

532

In equation (2), if  $V_{OH}=2.2V$  (at  $I_{OUT}=13mA$ : see Figure 9) and the  $V_{BE}$  of Tr=0.8V, the following equation results.

$$R_1 = \frac{2.15 - 0.8}{13 \times 10^{-3}} = 103.8 \,(\Omega)$$

As a result, a value of  $R_1 = 110$  ( $\Omega$ ) is appropriate. (At this point, it is assumed that lout will fluctuate between 12.0mA and 14.0mA because of fluctuation of the IC.)

#### c: Setting R2

Resistance R<sub>2</sub> is expressed by equation (3), assuming the saturation voltage when Tr is ON ( $I_{LED} = 700 mA$ ) is VSAT and the forward voltage of the infrared LED is V<sub>F</sub>.

In equation (3), if  $V_{\text{SAT}}=0.25V$  and  $V_{\text{F}}=1.65V$  (see the specifications for Tr and LED), the following value results.

$$R_2 = \frac{3.0 - 1.65 - 0.25}{700 \times 10^{-3}} = 1.57 \,(\Omega)$$

Based on this result,  $R_2 = 1.6 \Omega$  is an appropriate value. (At this point,  $V_{SAT}$  fluctuates because of the base current value ( $I_{OUT}$ ) of (1), but since there is sufficient saturation, the fluctuation of  $V_{SAT}$  can be suppressed to around 0.1V or less. (See the specifications for Tr.)

E: Key scan circuit

The key scan circuit is configured as shown in Figure 28. (S output - K input)




Fig. 28 Key scan circuit (equivalent circuit when key switch is ON)

When configuring a key scan circuit, the following precautions should be observed.

If a material with high ON resistance (Rkr) such as conductive rubber is used as the key switch, the input voltage  $V_{IK}$  to the K (R) pin will only drop as far as differential voltage between  $R_{KY}+R_{N}$  and  $R_{PU}$  (see equation 4), even when a key is pressed. Key scanning cannot be carried out properly if this becomes higher than the K (R) input LOW voltage ( $V_{ILK}$ ). Therefore, the design should ensure that  $R_{KY}$  stays lower than the value indicated below.

(Rkr indicates the resistance value between the two IC pins when the key is on, including the wiring resistance.)

The following calculation is carried out under the conditions  $V_{DD}=3V$  and  $Ta=25^{\circ}C$ .

Assuming that R<sub>N</sub> 《 R<sub>KY</sub> and R<sub>PU</sub>:

$$V_{IK} = \frac{R_{KY} + R_{N}}{R_{PU} + R_{KY} + R_{N}} \times V_{DD} \doteq \frac{R_{KY}}{R_{PU} + R_{KY}} \cdot \cdot (4)$$

 $V_{\text{IK}} \leqq V_{\text{IL}}$  (max.) is the condition required in order for key scanning to be carried out correctly (the input pin voltage must be below the maximum input LOW voltage noted in the specifications). This gives us the following:

$$V_{IK} = \frac{R_{KY}}{R_{PU} + R_{KY}} \times V_{DD} \le V_{IL} \text{ (Max.)} \cdot \cdot \cdot (5)$$

In euation (5), a worst-case scenario is assumed in which R<sub>PU</sub> will be the minimum value (see specifications), so the setting range which determines R<sub>KY</sub> is as follows:

$$R_{KY} \leqq \frac{R_{PU}\left(\text{Min.}\right) \times V_{IL}}{V_{DD} \cdot V_{IL}} \; \stackrel{\leftarrow}{=} \; \frac{60k \times 0.9}{3 \cdot 0.9} \quad = \underline{25.7 \; (\Omega)}$$

**=** 7828999 0021207 230 **=** 

ROMM

In addition to the above, if keys are arranged in serial order and Di is inserted, please be aware that conditions will deteriorate further. We recommend that operation be evaluated using an actual board.

Also, aside from an increase in the input voltage caused by the resistance of the keys and wiring, if the circuit has a capacitance such as wiring, the effects of that capacitance must be taken into consideration as well.

This capacitance causes the rise and fall times of the key scan signals to be slower, throwing the key scan timing off far enough that the level does not reach the LOW state, or a HIGH state is not reached before the next input timing begins. These situations can make it impossible to obtain accurate key scan results. To prevent such problems, the program design must ensure that key pulses are output for a longer period of time than the delay time caused by the wiring impedance. Also, if using a program developed by Rohm, the initial delay timing (a and b in Figure 29) of the finished program must be within 200  $\mu$  s. (Rohm key scan programs are standardized to that timing.)





Fig. 29 Key scan signal and input timing

**■** 7828999 0021208 177 **■** 

534

## Electrical characteristic curves

(Data indicate typical values and not guaranteed (rated) values.)



EXTERNAL CLOCK FREQUENCY: fck (Hz)
(Note: There is no Power On Reset circuit
in the BU2466.)

Fig. 30 Frequency characteristic for BU2463 reset time




Fig. 31 Power supply voltage characteristic for BU2466 reset time




Fig. 32 INIT input current characteristic (typical values)




Fig. 33 OUT output "H" current characteristic (typical values)




Fig. 34 OUT output "L" current characteristic (typical values)




Fig.35 S output current characteristic (typical values)




Fig. 36 K input current characteristic (typical values)

**2828999 0021209 003** 

ROHM

External dimensions (Units: mm)

