# Am29C861/Am29C863 Am29C961/Am29C963

High-Performance CMOS Bus Transceivers

### DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
   T-R delay = 7 ns typical
- Low standby power
- JEDEC FCT-compatible specs

- IOI = 24 mA, Commercial and Military
- 200-mV typical hysteresis on data input ports
- Am29C900 DIP pinout option reduces lead inductance on Vcc and GND pins


## GENERAL DESCRIPTION

The Am29C861 and Am29C863 CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861 is a 10-bit bidirectional transceiver; the Am29C863 is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C861 and Am29C863 are produced with AMD's exclusive CS-11 CMOS process, and features a typical propagation delay of 7 ns, as well as an output current drive of 24 mA.


The Am29C861 and Am29C863 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center VCC and GND pins, reduces the lead inductance of the VCC and GND pins. The ordering part numbers for CMOS transceivers with this pinout are the Am29C961 and Am29C963; their pinouts are shown later in this data sheet.

### **BLOCK DIAGRAMS**

#### Am29C861




### Am29C863




#### CONNECTION DIAGRAMS Top View Am29C961 Am29C861 DIPs LCC\*\* DiPs\* 24 T5 ΛER [ 7 Vcc 23 🗖 TA Та□ ਖ 22 177 T2□ 8. F T₁□ 21 | Ta R<sub>2</sub> [ ٦ <sub>1</sub>5 21 20 ⊟ਾ∝ то□ 19 □ OET 23 F v<sub>cc</sub> □ 画口7 18 GND 22 F Rs [ Ro □ 17 DRa R<sub>4</sub> 16 ⊟ଲ୍ଲ R7 [ 15 🗀 R7 14 | Re ٦ T۵ Pg.□ 13 🔲 R<sub>5</sub> Ž ¥ E E CD010810 CD010710 CD001150 Am29C863 Am29C963 DIPs LCC\*\* DIPs\* 24 T5 23 Dт<sub>6</sub> Тз□ ÖFA. F □ Vcc T2 [ 22 **□т**7 ت ت **T**₁□ ∐т<sub>я</sub> 21 **□** 11 To□5 20 DET, **⊤** դ, □ ŒΤ₁ vcc□ 19 ᅋ i GND 18 17 DEF R<sub>0</sub>□ **⊤**6 RJ 16 🗆 Ra 77 15 🗀 R7 R<sub>2</sub>□ 10 ⊟ т<sub>а</sub> R<sub>3</sub> □ 11 14 | Re ☐ ŒT₂ 13 | R<sub>5</sub> R<sub>4</sub> 12 ] <del>o∈</del>ī, CD010711 CD001397 CD001140 \*Also available in 24-Pin Flatpack and Small Outline Package; pinout identical to \*\*Also available in 28-Pin PLCC; pinout identical to LCC.

## LOGIC SYMBOLS

### Am29C861





## **FUNCTION TABLES**

### Am29C861

Inputs				Out	puts			
OET	OER	RI	Ti	Ri	T <sub>1</sub>	Function		
L	Н	L	N/A	N/A	L	Transmit		
L	Н	Н	N/A	N/A	Н	Transmit		
Н	L	N/A	L	L	N/A	Receive		
Н	L	N/A	Н	Н	N/A	Receive		
Н	Н	х	х	Z	Z	Hi-Z		

### Am29C863

Inputs						Out	puts		
OET <sub>1</sub>	OET <sub>2</sub>	OER 1	ŌER <sub>2</sub>	Ri	Ti	Ri	Τį	Function	
L	L	Н	X	L	N/A	N/A	L	Transmit	
L	L	х	Н	L	N/A	N/A	L	Transmit	
Н	X	L	L	N/A	L	L	N/A	Receive	
Х	н	L	L	N/A	L	L	N/A	Receive	
L	٦	Н	Х	Н	N/A	N/A	Н	Transmit	
L	L	X	Н	Н	N/A	N/A	Н	Transmit	
H	X	L	L	N/A	Н	н	N/A	Receive	
X	Н	Ł	L	N/A	Н	Н	N/A	Receive	
Н	Х	H	х	Х	X	Z	Z	Hi-Z	
Х	Н	Х	Н	Х	х	Z	Z	Hi-Z	

H = HIGH L = LOW Z = High Impedance

X = Don't Care N/A = Not Applicable


## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

Am29C963 CMOS 9-Bit Transceiver (Center-VCC-and-GND Pinout)

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid	Valid Combinations					
AM29C861	PC, PCB, DC, DCB,					
AM29C863	DE, SC, JC, LC					
AM29C961	PC, PCB, DC,					
AM29C963	DCB, DE					

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION (Cont'd.)

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations					
AM29C861	/DIA /DVA /DOA				
AM29C863	/BLA, /BKA, /B3A				
AM29C961	/DI A				
AM29C963	/BLA				

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### PIN DESCRIPTION

#### Am29C861

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R<sub>i</sub> are outputs, T<sub>i</sub> are inputs).

OET Output Enable-Transmit (Input, Active LOW)
When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R<sub>i</sub> are inputs, T<sub>i</sub> are output).

### Ri Receive Port (Input/Output)

R<sub>i</sub> are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

#### T<sub>i</sub> Transmit Port (Input/Output)

 $T_{\rm i}$  are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

#### Am29C863

OER<sub>1</sub> Output Enables-Receive (Input, Active LOW)
When both OER<sub>1</sub> and OER<sub>2</sub> are LOW while OET<sub>1</sub> or OET<sub>2</sub>
(or both) are HIGH, the device is in the Receive mode (R<sub>1</sub>

OET<sub>1</sub> Output Enables-Transmit (Input, Active LOW)
When both OET<sub>1</sub> and OET<sub>2</sub> are LOW while OER<sub>1</sub> or OER<sub>2</sub>
(or both) are HIGH, the device is in the Transmit mode (R<sub>i</sub> are inputs, T<sub>i</sub> are outputs).

#### R<sub>I</sub> Receive Port (Input/Output)

are outputs, Ti are inputs).

Ri are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

### Ti Transmit Port (Input/Output)

 $T_{i}$  are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous
DC Output Voltage0.5 V to V <sub>CC</sub> + 0.5 V
DC Input Voltage0.5 V to V <sub>CC</sub> + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE30 mA (2 x IOH)
Total DC Ground Current .(n x loL + m x lccT) mA (Note 1)
Total DC V <sub>CC</sub> Current (n x I <sub>OH</sub> + m x I <sub>CCT</sub> ) mA (Note 1)
Stresses above those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

reliability.

## **OPERATING RANGES**

Commercial (C) Devices Temperature (T <sub>A</sub> ) Supply Voltage (V <sub>CC</sub> )	0 to +70°C
Military (M) and Extended Comm Temperature (T <sub>A</sub> )	nercial (E) Devices
Supply Voltage (V <sub>CC</sub> )	+4.5 V to +5.5 V
Operating ranges define those	limits between which the

functionality of the device is quaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbols	Parameter Description	V <sub>CC</sub> = 4.5 V,   V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>   I <sub>OH</sub> = -15 mA			Min.	Max.	Units	
V <sub>OH</sub>	Output HIGH Voltage				2.4		Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>II</sub>	I <sub>OL</sub> = 24 mA				0.5	Volts
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2)			2.0		Volts	
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)				0.8	Volts	
VI	Input Clamp Voltage	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA				-1.2	Volts	
	1 1 2 1 2 1 2	V <sub>CC</sub> = 5.5 V Input Only		V <sub>IN</sub> = 0.0 V			-10	μА
ŀιL	Input LOW Current			V <sub>IN</sub> = 0.4 V			-5	μ.,
	In a district Comment	V <sub>CC</sub> = 5.5 V Inp	V <sub>CC</sub> = 5.5 V Input V <sub>IN</sub> = 2.		= 2.7 V		5	μΑ
lн	Input HIGH Current	Only		V <sub>IN</sub> = 5.5 V			10	F''.
		1 100 - 3.3 1		V <sub>OUT</sub> = 2.7 V			15	μΑ
lozh	Output Off-State Current			V <sub>OUT</sub> = 5.5 V			20	,,,,,,
	(High Impedance)	V <sub>CC</sub> = 5.5 V		V <sub>OUT</sub> = 0.4 V		<u> </u>	-15	μΑ
lozl		I/O Port		V <sub>OUT</sub> = 0.0 V			-20	
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{C}$	0 = 0	0 = 0 V (Note 3)		-60	ļ	mA
	Static Supply Current			= V <sub>CC</sub> or	MIL		160	μА
Icca		V <sub>CC</sub> = 5.5 V,	GND	)	COM'L		120	
Ісст		Outputs Open	Outputs Open V <sub>IN</sub> = 3.4 V OER <sub>1</sub> , OER <sub>2</sub>		Data Input		1.5	mA/Bi
					OER <sub>1</sub> , OER <sub>2</sub> , OET <sub>1</sub> , OET <sub>2</sub>		3.0	
Iccpt	Dynamic Supply Current	V <sub>CC</sub> = 5.5 V (N	V <sub>CC</sub> = 5.5 V (Note 4)				400	μΑ/ MHz/E

**Notes:** 1. n = number of outputs, m = number of inputs.

2. Input thresholds are tested in combination with other DC parameters or by correlation.

3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.

4. Measured at a frequency ≤ 10 MHz with 50% duty cycle.


† Not included in Group A tests.


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			COMMERCIAL		MILITARY			
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units	
tРLН	Propagation Delay from R <sub>i</sub> to T <sub>i</sub> or T <sub>i</sub> to R <sub>i</sub>	C <sub>L</sub> = 50 pF R <sub>1</sub> = 500 Ω R <sub>2</sub> = 500 Ω		10		12	ns	
tPHL	Am29861A/Am29863A (Non-inverting)			10		12	ns	
<sup>t</sup> ZH	Output Enable Time OET to Ti or OER to Ri Output Disable Time OET to			14		16	ns	
<sup>†</sup> ZL				14		16	ns	
tHZ				14		16	ns	
tLZ	Ti or OER to Ri			14		16	ns	


<sup>\*</sup>See Test Circuit and Waveforms.

## PD3024





## CD3024




\*For reference only.


1954 G-03

## T-90-20

PL 028


PACKAGE OUTLINES (Cont'd.)





PID # 06751E

**CL 028** 



PIO # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

© 1988 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-20M-01/88-0