

T-46-13-27



Microchip

85C92

4K (512 x 8) CMOS Serial Electrically Erasable PROM

FEATURES


- Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 1ms write cycle time for single byte
- 100,000 erase/write cycles
- Data retention >10 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION


The Microchip Technology Inc. 85C92 is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C92 also has a page-write capability for up to 8 bytes of data. Up to four 85C92s may be connected to the two wire bus. The 85C92 is available in the standard 8-pin DIP and a surface mount SOIC package.

PIN CONFIGURATION


DIP Package



SO Package



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss -0.3 V to +7 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE


| Name | Function |
|------------|-------------------------|
| A0, A1, A2 | Chip address Inputs |
| Vss | Ground |
| SDA | Serial Address/Data I/O |
| SCL | Serial Clock |
| NC | No Connect |
| Vcc | +5 V Power Supply |

DC CHARACTERISTICS

Vcc = +5 V (+10% / -20%)
 Commercial: Tamb = 0°C to +70°C
 Industrial: Tamb = -40°C to +85°C

| Parameter | Symbol | Min | Max | Units | Conditions |
|---|------------------|-----------|-----------|-------|--|
| Vcc detector threshold | V _{TH} | 2.8 | 4.5 | V | |
| SCL and SDA pins: High level input voltage | V _{IH} | Vcc x 0.7 | Vcc + 1 | V | I _{OL} = 3.2 mA (SDA only) |
| Low level input voltage | V _{IL} | -0.3 | Vcc x 0.3 | V | |
| Low level output voltage | V _{OL} | | 0.4 | V | |
| A0, A1 & A2 pins: High level input voltage | V _{IH} | Vcc - 0.5 | Vcc + 0.5 | V | |
| Low level input voltage | V _{IL} | -0.3 | 0.5 | V | |
| Input leakage current | I _{LI} | | 10 | μA | V _{IN} = 0 V to Vcc |
| Output leakage current | I _{LO} | | 10 | μA | V _{OUT} = 0 V to Vcc |
| Internal capacitance (all inputs/outputs) | C _{INT} | | 7.0 | pF | V _{IN} /V _{OUT} = 0 V T _{AMB} = 25°C, f = 1 MHz |
| Operating current | I _{CCO} | | 3.5 | mA | FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = 0°C to +70°C FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = -40°C to +85°C Vcc = 5 V, Tamb = 0°C to +70°C Vcc = 5 V, Tamb = -40°C to +85°C Vcc = 5 V, Tamb = -40°C to +85°C |
| | | | 4.25 | mA | |
| program cycle | I _{CCW} | | 7.0 | mA | |
| read cycle | I _{CCR} | | 8.5 | mA | |
| | | | 750 | μA | |
| Standby current | I _{CCS} | | 100 | μA | SDA = SCL = Vcc = 5 V (no PROGRAM active) |

BUS TIMING START/STOP




AC CHARACTERISTICS

| Parameter | Symbol | Min | Typ | Max | Units | Remarks |
|---|---------|------|-----|------|-------|---|
| Clock frequency | FCLK | | | 100 | kHz | |
| Clock high time | THIGH | 4000 | | | ns | |
| Clock low time | TLOW | 4700 | | | ns | |
| SDA and SCL rise time | TR | | | 1000 | ns | |
| SDA and SCL fall time | TF | | | 300 | ns | |
| START condition hold time | THD:STA | 4000 | | | ns | After this period the first clock pulse is generated |
| START condition setup time | TSU:STA | 4700 | | | ns | Only relevant for repeated START condition |
| Data input hold time | THD:DAT | 0 | | | ns | |
| Data input setup time | TSU:DAT | 250 | | | ns | |
| Data output delay time | TPD | 300 | | 3500 | ns | See Note 1 |
| STOP condition setup time | TSU:STO | 4700 | | | ns | |
| Bus free time | TBUF | 4700 | | | ns | Time the bus must be free before a new transmission can start |
| Input filter time constant (SDA and SCL pins) | TI | 250 | 500 | 1000 | ns | |
| Program cycle time | TWC | | .7N | N | ms | Byte or Page mode N = # of bytes to be written |

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (max 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

BUS TIMING DATA



FUNCTIONAL DESCRIPTION

The 85C92 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C92 works as slave. Both, master and slave can operate as transmit-

ter or receiver but the master device determines which mode is activated.

Up to four 85C92s can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 85C92 (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C92 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS


SLAVE ADDRESS

The chip address inputs A1 and A2 of each 85C92 must be externally connected to either Vcc or ground (Vss), assigning to each 85C92 a unique 2-bit address. Up to four 85C92s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C92. A0 is not used and must be connected to Vcc or Vss.

After generating a start condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C92, followed by the chip address bits A1 and A2. The seventh bit of that byte (PA) is used to select the upper page (addresses 100—1FF) or lower page (addresses 000—0FF) of the 85C92.

The eighth bit of slave address determines if the master device wants to read or write to the 85C92. (See Figure 2.)

The 85C92 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C92.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 85C92 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C92. After receiving the acknowledge of the 85C92, the master device transmits the data word to be written into the addressed memory location. The 85C92 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C92. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C92, the master sends addresses and data to the 85C92 which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C92, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The PA bit transmitted with the slave address is the ninth bit of the address pointer.) The 85C92 will generate an acknowledge after every 8 bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 85C92 will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 8) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



READ MODE

This mode illustrates master device reading data from the 85C92.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: although this is a read mode the address pointer must be written to.) During this period the 85C92 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the

data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will never automatically increment through a block (256 byte) boundary but will rotate back to the first location in that block.



PIN DESCRIPTION

A0

This pin must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 85C92s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

NOTES

1

85C92

T-46-13-27

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS