CMOS IC



# LC7442, 7442E

# **PIP Controller**

### **Overview**

The LC7442 and LC7442E are memory controller for PIP (picture-in-picture) systems for TV sets and VCRs. Since this IC includes 3 built-in D/A converter circuits on chip, a component-type PIP system can be constructed by combining this product with memory and an A/D converter such as the LC7480.

### **Features**

- Horizontal resolution: 600 TV lines\*1
- Three built-in D/A converter provided on-chip in the PIP memory controller block
- High image quality display provided by vertical filter function frame display<sup>\*2</sup>
- Built-in even/odd field determination circuit
- Built-in PLL circuit (requires external LPF)
- Handles NTSC/PAL, TV/VCR, and multi-mode systems (NTSC-PAL)<sup>\*3</sup>
- Sub-screen specifications
  - Display modes: 2-screen, 3-screen, and 4-screen<sup>\*2</sup>
  - Display on/off and frame on/off/color switching, wipe function
  - Supports switching between fixed (4 corners) and arbitrary (8-bit specification of vertical and horizontal position) display positions
  - The size of the display area can be either variable or 1/9 of the main picture area, i.e 1/3 of the vertical and 1/3 of the horizontal dimensions of the screen
  - Horizontal resolution of about 250 dots (Y signal)
  - Gradations (quantization): 64 (6 bits)

- Operating power supply voltage: 5 V  $\pm 10\%$
- Package: QIP64E, DIP64S

Notes 1. When aspect correction is not performed

$\square$	D/A clock				
Y	15.00 MHz				
R-Y	3.75 MHz				
B-Y	3.75 MHz				

2. The specifications vary with the external memory as listed in the table below.

Display Memory	256 k	1 M
1 screen	Δ	0
2 screens	×	0
3 screens	×	Δ
4 screens	×	Δ

Single-screen display consists of displaying only one screen in 2-screen mode.


- O: Both dynamic and static images can be frame displayed
- $\Delta$ : Only dynamic images can be frame displayed
- ×: Not possible
- 3. Multi-mode is only supported when 1M of external memory is provided.
- 4. See the separate "APPLICATION NOTE" document for details.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# **Package Dimensions**


unit: mm

#### 3071-DIP64S




unit: mm


3159-QFP64E




### **Pin Assignments**



# **Block Diagram**





# Component-Type PIP System Structural Diagram (using the LC7442 and LC7480)

Note: See the separate "APPLICATION NOTE" document for details on applications.

### **Internal Control Registers**

All functions are operated by inputting control register settings as serial port data.

Bit	M	SB							LSB	
Address		7	6	5	4	3	2	1	0	Functions
01H	SBY		STL	N/P	MUL	VDFS1	VDFS0	MOD1	MOD0	Operating mode
02H	FLD-	В	FLD-A	MVS1	MVS0	KOUT-B	KOUT-A	FVP	FHP	Display mode
03H	VP7		VP6	VP5	VP4	VP3	VP2	VP1	VP0	Display position (V)
04H	HP7		HP6	HP5	HP4	HP3	HP2	HP1	HP0	Display position (H)
05H	WK-I	3	WK-A	WKVR-B	WKVR-A	YWK5	YWK4	YWK3	YWK2	Frame color (Y), control
06H	PLL6	5	PLL5	PLL4	PLL3	RWK5	RWK4	RWK3	RWK2	PLL, frame color (R-Y)
07H	VWI	ΡE	HWIPE	DWIPE	WPMOD	BWK5	BWK4	BWK3	BWK2	Wipe, frame color (B-Y)
08H	WVA	J1	WVAJ0	WHAJ1	WHAJ0	RVAJ1	RVAJ0	RHAJ1	RHAJ0	Display adjustment 1
09H	CLP	AJ1	CLPAJ0	YCAJ1	YCAJ0	WKAJ1	WKAJ0	L	L	Display adjustment 2
0AH	PP		BSE-A	BS5	BS4	BS3	BS2	BS1	BS0	Display area

Note: L: Enter data values of 0.

### **Operating Modes**

Mode	[MOD1]	[MOD0]	Number of sub-screens	Display	Description
Two-screen frame	0	0	2 (A, B)	Frame	Has screens A and B
Two-screen field	0	1	2 (A, B)	Field	Has screens A and B
Three-screen field	1	0	3 (B)	Field	Uses screen B for 3 screens as a single block
Four-screen field	1	1	4 (B)	Field	Uses screen B for 4 screens as a single block

Notes: Field: The dynamic image is framed.

A and B screen overlapped display is not allowed (including horizontal overlap).

#### Screens A and B

Screen A: The sub-screen displayed at the location of its 4 corners. (specified by FVP and FHP) Screen B: Sub-screen displayed at the location according to register data (specified by VP0 to VP7 and HP0 to HP7)

o :

Function	Screen B	Screen A
Display on/off	0	0
Dynamic/static	Δ	Δ
Frame on/off	0	0
Frame color, fixed/data	0	0
Wipe <sup>*5</sup>	o	×
Display area <sup>*5</sup>	o	$\Delta^{*4}$

Can be controlled independently.

 $\Delta$ : Can be controlled jointly.

×: Not supported.

Notes: 4: Controlled jointly with the B screen when BSE-A = 1.

5: Wipe and display area cannot be used at the same time.

6: An operation evaluation must be performed if the wipe function or the display area function is to be used.

		Data			
Address	Register	н	L	Notes	
01H	SBY	0	×	Standby mode (PLL circuits stopped)	
	STL	0	×	Static screen (all writing stopped)	
	N/P	NTSC	PAL	Mode selection	
	MUL	0	×	Multi-mode specification*	
	VDFS1, VDFS0	_	_	Vertical filter coefficient selection*	
	MOD1,MOD0	_	_	Operating mode specification	
02H	FLD-B, FLD-A	_	_	Field memory specification (in 2-screen field mode)	
	MVS1, MVS0		_	Dynamic image specification (write field selection)	
	KOUT–B, KOUT–A	0	×	Screen B/A display	
	FVP, FHP			Four-corner fixed position specification	
03H	VP7 to VP0			Screen B vertical position data	
04H	HP7 to HP0			Screen B horizontal position data	
05H	WK–B, WK–A	0	×	D/A converter frame for screens B and A	
WKVR–B, WKVR–A		Register data	Fixed data	D/A converter frame color selection for screens B and A	
	YWK5 to YWK2	—	_	D/A converter frame color Y data	
06H	PLL6 to PLL3	—	_	PLL divisor specification (aspect correction function)*	
	RWK5 to RWK2	—	_	D/A converter frame color R-Y data	
07H	V, H, D, WIPE	0	×	Wipe type selection	
	WPMOD	Wipe	Display area	Wipe circuit function selection	
	BWK5 to BWK2	—	_	D/A converter frame color B-Y data	
08H	WVAJ1, WVAJ0	—	_	Write vertical adjustment	
	WHAJ1, WHAJ0	—	_	Write horizontal adjustment	
	RVAJ1, RVAJ0	—	_	Display vertical adjustment	
	RHAJ1, RHAJ0	—	—	Display horizontal adjustment	
09H	CLPAJ1, CLPAJ0	—	_	A/D clamp position adjustment	
	YCAJ1, YCAJ0	—	_	Phase adjustment for C (R-Y, B-Y) with respect to Y*	
	WKAJ1, WKAJ0		_	D/A converter frame position adjustment*	
0AH	PP	—	—	Passing processing (normally set to H: see the APPLICATION NOTE)*	
	BSE-A	0	×	The A screen is linked to the B screen display area	
	BS5 to BS0			Display area (blanking) size specification	


# Register Data Functions $_\circ :$ On, $\times :$ Off

Note: Usage notes may apply for certain setting values. See the separate "APPLICATION NOTE" document for details.


### **Function Descriptions**

This section describes the functions supported when 1 Mbyte of external memory is used.

• 2-screen frame mode<sup>\*7, \*9</sup>



• 2-screen field mode<sup>\*8, \*9</sup>



Switching between A and A' and between B and B' can be performed independently.

• 3-screen field mode<sup>\*8, \*9</sup>

B0
B1
B2

The 3 screens are handled as a single block, and the functions are the same as those for the B screen.

• 4-screen field mode<sup>\*8, \*9, \*10</sup>

B0
B1
B2
B3

The 4 screens are handled as a single block, and the functions are the same as those for the B screen.


Notes: 7: Frame display

- 8: Frame display for dynamic images only (However, an overrun phenomenon occurs.)
- 9: Two sub-screens cannot be displayed so that they share a scan line.




10: The maximum vertical direction for the display area is 75%.

• Display position of the B screen




Vp: Data in register VP0 to VP7 Hp: Data in register HP0 to HP7

#### • Frame control



#### • Wipe function




Note: The wipe function can only be used on the B screen.

### • Display area


This function allows display in an intermediate state of the wipe operation.

<Application Example>

- Reducing the size of the sub-screen to reduce the disruption of the main screen



-Aspect conversion




• Aspect correction


Horizontal direction compression or expansion is effected by changing the PLL oscillator frequency. There are limitations on the values of this setting, so be sure to refer to the separate "APPLICATION NOTE" document for details.

<Application Example>

- When multi-mode is used




- 16:9 aspect ratio tube




• Fine adjustment of setting values

This function allows the number of external components (such as delay circuits) to be reduced.


- Position of the image within the sub-screen




- Display position




-Clamp pulse position



- Phase difference between the Y and R-Y/B-Y D/A converter outputs



- Vertical frame horizontal thickness



(ARS1, ARS0)

Note: When [YCAJ1,0] = 00, use care when setting [WKAJ1,0] to values other than 00, since incorrect color data may appear at the right edge.

### **Memory Map**

The 1 Mbyte VRAM is divided into 4 fields.

0	0 CC	DL	511
ROW	(0, 0)	(1, 0)	
511	(0, 1)	(1, 1)	

#### **Read Selection**

Mode		ARS1	ARS0	Screen state
2-screen frame		Automatic switching by the field determination circuit	Automatic switching based on the position of the A and B screens	A B
2-screen field		A screen = FLD-A B screen = FLD-B	As above	A A' B B'
3-, 4-screen field	B0*	0	0	B0 B0
(automatic switching)	B1*	0	1	B1 B1 B2
	B2*	1	0	B2 B3
	B3*	1	1	* The order B0 to B3 is fixed.

### Write Selection

Dynamic image display is controlled by setting MVS0 and MVS1.

Mode	ARS1	ARS0
2-screen frame	Automatic switching by the field determination circuit	[MVS0]
2-, 3-, 4-screen field	[MVS1]	[MVS0]

### Limitations when a 256 kbit Memory is Used

• 1-screen display

The following control registers have fixed values.

```
[MOD1] = L
[MOD0] = H
[FLD-B] = L
[FLD-A] = L
```

KOUT-B and KOUT-A cannot be high at the same time (only 1 screen can be displayed)

#### • Dynamic image display

The following control registers are taken as the display setting.

[KOUT-B]	[KOUT-A]	[MVS1]	[MVS0]	Description
L	L			No sub-screen
L	Н	L	L	Screen A is displayed
н	L	L	н	Screen B is displayed
н	Н			Illegal combination

• Control register table

Control register table for 256 kbyte systems.

Bit	MSB							LSB	
Address	7	6	5	4	3	2	1	0	Description
01H	SBY	STL	N/P	L	VDFS1	VDFS0	L	Н	Active mode
02H	L	L	L	MVS0	KOUT-B	KOUT-A	FVP	FHP	Display mode

See item "Dynamic image display" above.

Registers starting at address 03H function the same as when 1 Mbit of memory is used.

• Multi-mode systems

The multi-mode function cannot be used with 256 kbit VRAM since V-dancing occurs in dynamic images.

#### Notes on multi-mode (NTSC-PAL)

• External memory

Multi-mode can only be used when 1M of external memory is provided.

• Operating mode

Since vertical dancing occurs in moving images in modes other than two-screen frame mode, this can only be used with static images.

When the main screen is NTSC and the subscreen is PAL, images will be expanded vertically. As a result, images may go offscreen in the 3 and 4 screen field modes.

• Vertical compression ratio

Since the number of scan lines in NTSC and PAL differ, the ratios differ by 1/3 in accordance with the ratio of the number of scan lines.

### **Pin Functions**

Pin	No.					
QIP	DIP	Signal	I/O	Connection	Function	Circuit type
40	48	OV	1		Main screen vertical sync signal (negative polarity)	
39	47	OH	I	LA7403 or a sync	Main screen horizontal sync signal (negative polarity)	1
38	46	KV	I	separator IC	Sub-screen vertical sync signal (negative polarity)	
37	45	KH	I		Sub-screen horizontal sync signal (negative polarity)	└┤━━━\\$>>>────
						T F
47	55	SCK	Т	_	Serial clock	Schmitt
46	54	SD	I	<ul> <li>Microprocessor</li> </ul>	Serial data – Serial control	A01079
45	53	SDE	Т		Enable	
48	56	RES	Т	Initialization circuit	Reset	
44	52	TEST	Т	V <sub>SS</sub>	Test (Connect to V <sub>SS</sub> in normal operation)	1
				00		
						A01080
2	10	WDO3	0	Memory		
3	11	WDO2	0	Memory	<ul> <li>Memory write data output</li> </ul>	I
4	12	WDO1	0	Memory		
5	13	WDO0	0	Memory		
						1
6	14	A8	0	Memory	MSB —	
7	15	A7	0	Memory		A01081
8	16	A6	0	Memory		
9	17	A5	0	Memory	Address	
10	18	A4	0	Memory	<ul> <li>— (A8 is left open when a 256 kbyte memory is used)</li> </ul>	
11	19	A3	0	Memory	256 kbyte memory is used)	
12	20	A2	0	Memory		
13	21	A1	0	Memory		
14	22	A0	0	Memory	LSB —	
15	23	DT	0	Memory		
16	24	WE	0	Memory		
17	25	RAS	0	Memory	<ul> <li>Control signals</li> </ul>	
18	26	CAS	0	Memory		
19	27	SC	0	Memory		
						$\bot$ $\land$ -
20	28	SODI3	Т	Memory		4-1-20
21	29	SODI2	Т	Memory	<ul> <li>Memory read data</li> </ul>	TTL level
22	30	SODI1	Т	Memory		
23	31	SODI0	Т	Memory		A01082
		1	L			

Continued on next page.

Continued from preceding page.

Pin	No.					
QIP	DIP	Signal	1/0	Connection	Function	Circuit type
26	34	AD5	1	LC7480	MSB ¬	
27	35	AD4	I	LC7480		
28	36	AD3	I	LC7480	Input of A-to-D converted	
29	37	AD2	I	LC7480	digital data	
30	38	AD1	I	LC7480		
31	39	AD0	I	LC7480		A01080
32	40	YSW	0	LC7480	Y signal selection	
33	41	RSW	0	LC7480	R-Y signal selection — MPX switching signals	
34	42	BSW	0	LC7480	B-Y signal selection	
35	43	ADCLK	0	LC7480	Sampling clock	
36	44	ADCLP	0	LC7480	Clamp pulse	
41	49	WAKU	0	LA7403	Frame pulse output	A010B1
42	50	KOUT	0	LA7403	Main/sub switching signal (blanking)	
43	51	KOUT2	0	_	Control signal	
24	32	DVDD			Digital power supply	
25	33	DV <sub>SS</sub>			(for logic circuits and the line memory)	
58	2	YAOUT	0	LA7403	Y signal	
57	1	RAOUT	0	LA7403	R-Y signal — D/A output	
56	64	BAOUT	0	LA7403	B-Y signal	
55	63	VREF		LC7480	D/A connection	
54	62	BIAS	_	Capacitor		
59	3	AV <sub>DD</sub>			<ul> <li>D/A analog power supply</li> </ul>	
60	4	AV <sub>SS</sub>				
63	7	OCP	0	LPF	Charge pump output	
64	8	OFC		LPF	Oscillator control voltage input	
61	5	OR		Resistor	Oscillator range resistor — Main screen	
					synchronization VCO	
62	6	OV <sub>DD</sub>			Power supply	
1	9	ov <sub>ss</sub>				
51	59	КСР	0	LPF	Charge pump output	
50	58	KFC		LPF	Oscillator control voltage input	
53	61	KR		Resistor	Oscillator range resistor - Sub-screen	
					synchronization VCO	
52	60	кv <sub>DD</sub>			Power supply	
49	57	кv <sub>ss</sub>				
		l				

# **Specifications**

# Absolute Maximum Ratings at Ta = 25 $\pm 2^{\circ}C,\,V_{SS}$ = 0 V

Paramater	Symbol	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	-0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> max	-0.3 to V <sub>DD</sub> + 0.3	V
Maximum output voltage	V <sub>OUT</sub> max	-0.3 to V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pd <sub>1</sub> max (DIP version)	500	mW
	Pd <sub>2</sub> max (QFP version)	350	mW
Operating temperature	Topr	-10 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

# Allowable Operating Ranges at Ta = -10 to $+70^{\circ}C$ , $V_{SS} = 0$ V

Paramater	Sumhel Conditions			Unit		
Paramater	Symbol	Conditions	min	typ	max	Unit
Power supply voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Input high level voltage	V <sub>IH1</sub>	CMOS levels	0.7 V <sub>DD</sub>			V
	V <sub>IH2</sub>	TTL levels	2.2			V
Input low level voltage	V <sub>IL1</sub>	CMOS levels			0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	TTL levels			0.8	V
Reference voltage	V <sub>REF</sub>	V <sub>REF</sub> pin	3.4	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V

### Electrical Characteristics at Ta = 25 $\pm$ 2°C, V<sub>DD</sub> = 5 V $\pm$ 10%, V<sub>SS</sub> = 0 V

<b>D</b>	0 1 1	Symbol Conditions			Ratings		11.5
Paramater	Symbol		onditions	min	typ	max	Unit
Output high level voltage	V <sub>OH1</sub>	I <sub>OH</sub> = –1 mA; Pins I	KCP and OCP	V <sub>DD</sub> – 1			V
	V <sub>OH2</sub>	I <sub>OH</sub> = -1 mA; Pins o	other than KCP and OCP	V <sub>DD</sub> – 1			V
Output low level voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 1 mA; Pins K	CP and OCP			1.0	V
	V <sub>OL2</sub>	I <sub>OL</sub> = 2 mA; Pins ot	her than KCP and OCP			0.4	V
Operating current dissipation	I <sub>DD</sub> D	RES: H	The DV <sub>SS</sub> pin		20		mA
	I <sub>DD</sub> A	OV, KV: 60 Hz	The AV <sub>SS</sub> pin		21		mA
	I <sub>DD</sub> O	OH, KH: 15 kHz	The OV <sub>SS</sub> pin		2		mA
	I <sub>DD</sub> K	A/D data: 1010	The KV <sub>SS</sub> pin		2		mA
		Output unloaded					
Static current dissipation	I <sub>DD</sub> S	RES: L,				10	μΑ
		Input pin DC, outpu	t unloaded				
Input leakage current	I <sub>LK</sub>	$V_{I} = V_{DD}, V_{SS}$		-1		1	μΑ
Output leakage current	I <sub>OZ</sub>	V <sub>I</sub> = V <sub>DD</sub> , V <sub>SS</sub> ; Pins	KCP and OCP	-1		1	μΑ
D/A output resistance	R <sub>DA</sub>				150		Ω


Note: There are 4 power supply pin systems.

The power supplies are DV<sub>DD</sub>, AV<sub>DD</sub>, OV<sub>DD</sub>, and KV<sub>DD</sub>, and they must be identical. Descriptions are for V<sub>DD</sub>. The grounds are DV<sub>SS</sub>, AV<sub>SS</sub>, OV<sub>SS</sub> and KV<sub>SS</sub>, and they must be identical. Descriptions are for V<sub>SS</sub>.


# Switching Characteristics at Ta = 25 $\pm 2^\circ C,$ V\_{DD} = 5 V $\pm 10\%,$ V\_{SS} = 0 V

	<b>D</b> (		0		Ratings		1.1
Paramater			Symbol		typ	max	Unit
Vertical sync signals		Pulse width	t <sub>VW</sub>	1			μs
		Rise time	t <sub>VR</sub>			50	ns
		Fall time	t <sub>VF</sub>			50	ns
Horizontal sync signals		Pulse width	t <sub>HW</sub>	1			μs
		Rise time	t <sub>HR</sub>			50	ns
		Fall time	t <sub>HF</sub>			50	ns
Serial data interface	Serial clock	Pulse width	t <sub>SCW</sub>	200			ns
		Rise time	t <sub>SCR</sub>	50			ns
		Fall time	<sup>t</sup> SCF	50			ns
		Data setup	t <sub>DSU</sub>	100			ns
		Data hold	t <sub>DH</sub>	30			ns
		Interval	t <sub>SCI</sub>	2			μs
	Control	Pulse width	t <sub>CW</sub>	200			ns
		Rise time	t <sub>CR</sub>	50			ns
		Fall time	t <sub>CF</sub>	50			ns
		Setup	t <sub>CSU</sub>	200			ns
		Hold	t <sub>CH</sub>	200			ns

### **Serial Data**



# Synchonization Signals



A01083


	Parameter		NTSC (f <sub>H</sub> = 15734 Hz)	PAL (f <sub>H</sub> = 15625 Hz)		
Sampling	Order		Y, R - Y, Y, B - Y, Y, -, Y -, · · · ·			
	Frequency	f <sub>T</sub> (MHz)	64	D f <sub>H</sub>		
			10.070	10.000		
		Only Y	32	D f <sub>H</sub>		
		f <sub>TY</sub>	5.035	5.000		
		Only R-Y	80	) f <sub>H</sub>		
		f <sub>TR</sub>	1.258	1.250		
		Only B-Y	80	) f <sub>H</sub>		
		f <sub>TB</sub>	1.258	1.250		
Number of qua	antization bits		6	pits		
D/A converter		Y signal	96	D f <sub>H</sub>		
lock (MHz)		f <sub>CY</sub>	15.105	15.000		
		R-Y signal	24	0 f <sub>H</sub>		
		f <sub>CR</sub>	3.776			
		B-Y signal	24	0 f <sub>H</sub>		
		f <sub>CB</sub>	3.776	3.750		
Write	Number of dots (horizontal)		3	84		
		Only Y	2	56		
		Only R-Y	6	64		
		Only B-Y	6	64		
	Vertical H count		80	84		
Read display	Number of dots (horizontal)		370			
		Only Y	2	50		
		Only R-Y	6	60		
		Only B-Y	6	60		
	Vertical H count		75	83		

# **Sub-Screen Digital Processing Specifications**


### Memory Write Range

When the display fine adjustment register (WVAJ1, 0, WHAJ1, 0) is 0000.

<NTSC>



<PAL>



# Memory Read Range


# Sub-Screen Display Position (for 4 corner display)

<NTSC>


<PAL>

379 383 CLK

A01086



When the display fine adjustment register (RVAJ1, 0, RHAJ1, 0) is 0000.




	VF	РΗ	VPL		
N/P register		н	L	н	L
MUL register	Н	48H	43H	198H	158H
	L	43H	48H	158H	198H

### **Initial Settings**

• RES pin: reset

This pin must be held low when power is first applied.



#### • Internal control registers

The table below lists the states of the registers following a reset.


Register	State
SBY	н
KOUT–A, KOUT–B	L
PLL6	L
PLL5	L
PLL4	н
PLL3	Н

Notes: H: V<sub>DD</sub> level L: V<sub>SS</sub> level These states are set even if SBY = H. Since all system operations are stopped at this time, the data held in external memory cannot be retained.

Registers other than the above are not initialized by a reset.

#### **Serial Data Interface**

• Serial input format



The first 8 bits of data following  $\overline{\text{SDE}}$  going low specify an address, and the next 8 bits are register data for that address. The last 8 bits of data are transferred to the incremented address.


The address can be re-specified after switching  $\overline{\text{SDE}}$  from low to high to low again ( $\square \square$ ).

Since the PLL clock is not used for serial data transfer, data transfers can be performed when SBY is high. However, data cannot be transferred to registers that are initialized by a reset.

Since there is no way to confirm that the transferred data was latched correctly, we recommend refreshing this data periodically.

### **Even/Odd Field Determination Circuit**

Since this determination is based on the phase difference between the falling edges of OV and OH, these must be input with the following timing.



A01090

Note:  $\overline{\text{KV}}$  and  $\overline{\text{KH}}$  are similar to the above.

a = 0.02 to 0.40 H

b = 0.60 to 0.98 H


However, if the PLL aspect correction function is used, these values will differ.

See the separate "APPLICATION NOTE" document for details.

The horizontal synchronization signal equalizing pulse must be removed.


### **Synchronization Signals**

• The LC7442  $\overline{OH}$  and  $\overline{KH}$  pin inputs are set assuming that  $\overline{OH}$  (and  $\overline{KH}$ ) are delayed 1 µs from the video signal horizontal synchronization signal.



- Since noise on the synchronization signal input pins ( $\overline{KV}$ ,  $\overline{KH}$ ,  $\overline{OV}$  and  $\overline{OH}$ ) results in image distortion, care must be used in wiring these signals.
- Since the sub-screen will be distorted if the synchronization signals are unstable, we recommend turning off display in such cases.

### Sub-Screen Output Timing




A01092

Notes: a: The frame data position shown here is for the timing when registers WKAJ0 and 1 are 00. b: Whether frame data is present or not is switched by the size of the KOUT pulse.

### **Clamp Pulse**


• A/D converter clamp

Since clamp pulses are output with the timing shown in the figure below, it is setup to fall within the pedestal range. On reset and during standby, the  $\overline{\text{KH}}$  signal goes to a positive polarity, and is output as such.



2: The value of 4.8 µs for t1 is the value when registers CLPAJ0 and 1 are 00.

• D/A converter clamp




Digital data in the A region:

	MSB					LSB	
Y D/A:	0	0	0	0	0	0	
R-Y D/A:	1	0	0	0	0	0	
B-Y D/A:	1	0	0	0	0	0	

Clamping is applied by the main screen horizontal synchronization signal.

### **External Control Output Timing**

• Relationship with the LC7480 A/D converter




Note: Since this circuit operates at the high speeds shown in this figure, care is required to keep leads as short as possible in the wiring used in this circuit.

#### • Video memory relationships

This value of t is for situations when aspect correction is not applied.


— Data write




Note: Since this circuit operates at the high speeds shown in this figure, care is required to keep leads as short as possible in the wiring used in this circuit.

#### -Refresh

A  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle is used.



A01097



— Data transfer  $\rightarrow$  serial read

A01098

Note: Since this function operates at the high speeds shown in the figure, care is required to keep the leads as short as possible in the circuit wiring. Caution: Contact your Sanyo representative before determining the memory to be used.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.

#### P. 3 Block Diagram

- 1 A/D converter
- 2 Loop filter
- 3 Loop filter
- 4 Micro-
- processor
- 5 Input data timing control
- 6 A/D control
- 7 Sub-screen PLL
- 8 Field
- determination
- 9 Main screen PLL
- 10 Serial data controller
- 11 Vertical filter
- (calculation and line memory)
- 12 Write address
- 13 Read address
- 14 Output buffer
- 15 Control register
- 16 Write data control
- 17 Selector
- 18 Memory control
- 19 Read data
- control
- 20,21,22

D/A converter D/A converter

- D/A converter 23 Output control
- 24 Dual port DRAM: 256 kbytes or 1 Mbyte

#### P. 4 Component-Type PIP System Structural Diagram

- 1 A/D clamp
- 2 Reset
- 3 Main vertical synchronization
- 4 Main horizontal synchronization
- 5 Sub-screen vertical synchronization
- 6 Sub-screen horizontal synchronization
- 7 Micro-
- processor
- 8 Dual port RAM
- 9 Main/sub switching (blanking)
- 10 Frame

#### P.7 Function Descriptions

- (1) Main screen
- (2) Or:

#### P.8 Frame control

- (6) 1 Sub-screen Sub-screen
- (7) 1 There are 4 wipe types.
  - 2 An operating time of about 1.0 seconds.
  - 3 V wipe
  - 4 H wipe
  - 5 VH wipe
  - 6 D wipe
  - 7 Off Off Off Off