

## Overview

The LC7442 and LC7442E are memory controller for PIP (picture-in-picture) systems for TV sets and VCRs. Since this IC includes 3 built-in D/A converter circuits on chip, a component-type PIP system can be constructed by combining this product with memory and an A/D converter such as the LC7480.

## Features

- Horizontal resolution: 600 TV lines* ${ }^{*}$
- Three built-in D/A converter provided on-chip in the PIP memory controller block
- High image quality display provided by vertical filter function frame display*2
- Built-in even/odd field determination circuit
- Built-in PLL circuit (requires external LPF)
- Handles NTSC/PAL, TV/VCR, and multi-mode systems (NTSC-PAL)*3
- Sub-screen specifications
— Display modes: 2-screen, 3-screen, and 4 -screen*2
— Display on/off and frame on/off/color switching, wipe function
- Supports switching between fixed (4 corners) and arbitrary (8-bit specification of vertical and horizontal position) display positions
— The size of the display area can be either variable or $1 / 9$ of the main picture area, i.e $1 / 3$ of the vertical and $1 / 3$ of the horizontal dimensions of the screen
- Horizontal resolution of about 250 dots (Y signal)
- Gradations (quantization): 64 (6 bits)
- Operating power supply voltage: $5 \mathrm{~V} \pm 10 \%$
- Package: QIP64E, DIP64S

Notes 1.When aspect correction is not performed

|  | $\mathrm{D} /$ A clock |
| :---: | :--- |
| Y | 15.00 MHz |
| $\mathrm{R}-\mathrm{Y}$ | 3.75 MHz |
| $\mathrm{B}-\mathrm{Y}$ | 3.75 MHz |

2. The specifications vary with the external memory as listed in the table below.

| Display Memory | 256 k | 1 M |
| :---: | :---: | :---: |
| 1 screen | $\Delta$ | O |
| 2 screens | $\times$ | O |
| 3 screens | $\times$ | $\Delta$ |
| 4 screens | $\times$ | $\Delta$ |

Single-screen display consists of displaying only one screen in 2-screen mode.
o: Both dynamic and static images can be frame displayed
$\Delta$ : Only dynamic images can be frame displayed
$\times$ : Not possible
3. Multi-mode is only supported when 1 M of external memory is provided.
4. See the separate "APPLICATION NOTE" document for details.

## Package Dimensions

unit: mm
3071-DIP64S

unit: mm
3159-QFP64E


## Pin Assignments



## Block Diagram



## Component-Type PIP System Structural Diagram (using the LC7442 and LC7480)



A01073

[^0]
## Internal Control Registers

All functions are operated by inputting control register settings as serial port data.

| Address Bit | $\begin{gathered} \text { MSB } \\ 7 \end{gathered}$ | 6 | 5 | 4 | 3 | 2 | 1 | $\begin{gathered} \text { LSB } \\ 0 \end{gathered}$ | Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01H | SBY | STL | N/P | MUL | VDFS1 | VDFS0 | MOD1 | MODO | Operating mode |
| 02H | FLD-B | FLD-A | MVS1 | MVSO | KOUT-B | KOUT-A | FVP | FHP | Display mode |
| 03H | VP7 | VP6 | VP5 | VP4 | VP3 | VP2 | VP1 | VP0 | Display position (V) |
| 04H | HP7 | HP6 | HP5 | HP4 | HP3 | HP2 | HP1 | HPO | Display position (H) |
| 05H | WK-B | WK-A | WKVR-B | WKVR-A | YWK5 | YWK4 | YWK3 | YWK2 | Frame color (Y), control |
| 06H | PLL6 | PLL5 | PLL4 | PLL3 | RWK5 | RWK4 | RWK3 | RWK2 | PLL, frame color (R-Y) |
| 07H | VWIPE | HWIPE | DWIPE | WPMOD | BWK5 | BWK4 | BWK3 | BWK2 | Wipe, frame color (B-Y) |
| 08H | WVAJ1 | WVAJO | WHAJ1 | WHAJO | RVAJ1 | RVAJO | RHAJ1 | RHAJO | Display adjustment 1 |
| 09H | CLPAJ1 | CLPAJO | YCAJ1 | YCAJO | WKAJ1 | WKAJO | L | L | Display adjustment 2 |
| OAH | $\overline{\mathrm{PP}}$ | BSE-A | BS5 | BS4 | BS3 | BS2 | BS1 | BS0 | Display area |

Note: L: Enter data values of 0 .

## Operating Modes

| Mode | $[M O D 1]$ | [MOD0] | Number of sub-screens | Display |  |
| :--- | :---: | :---: | :--- | :--- | :--- |
| Two-screen frame | 0 | 0 | $2(A, B)$ | Frame | Has screens A and B |
| Two-screen field | 0 | 1 | $2(A, B)$ | Field | Has screens A and B |
| Three-screen field | 1 | 0 | $3(B)$ | Field | Uses screen B for 3 screens as a single block |
| Four-screen field | 1 | 1 | $4(\mathrm{~B})$ | Field | Uses screen B for 4 screens as a single block |

Notes: Field: The dynamic image is framed.
$A$ and $B$ screen overlapped display is not allowed (including horizontal overlap).

## Screens A and B

Screen A: The sub-screen displayed at the location of its 4 corners. (specified by FVP and FHP)
Screen B: Sub-screen displayed at the location according to register data (specified by VP0 to VP7 and HP0 to HP7)

| Function | Screen B | Screen A |
| :---: | :---: | :---: |
| Display on/off | 0 | $\bigcirc$ |
| Dynamic/static | $\Delta$ | $\Delta$ |
| Frame on/off | 0 | $\bigcirc$ |
| Frame color, fixed/data | 0 | $\bigcirc$ |
| Wipe*5 | 0 | $\times$ |
| Display area*5 | 0 | $\Delta^{* 4}$ |

$\begin{array}{ll}\circ: & \text { Can be controlled independently. } \\ \Delta: & \text { Can be controlled jointly. } \\ \times: & \text { Not supported. }\end{array}$
Notes: 4: Controlled jointly with the $B$ screen when $B S E-A=1$.
5: Wipe and display area cannot be used at the same time.
6: An operation evaluation must be performed if the wipe function or the display area function is to be used.

Register Data Functions $\circ$ On, $\times$ : Off

| Address | Register | Data |  | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  |  | H | L |  |
| 01H | SBY | $\bigcirc$ | $\times$ | Standby mode (PLL circuits stopped) |
|  | STL | $\bigcirc$ | $\times$ | Static screen (all writing stopped) |
|  | N/P | NTSC | PAL | Mode selection |
|  | MUL | $\bigcirc$ | $\times$ | Multi-mode specification* |
|  | VDFS1, VDFS0 | - | - | Vertical filter coefficient selection* |
|  | MOD1,MOD0 | - | - | Operating mode specification |
| 02H | FLD-B, FLD-A | - | - | Field memory specification (in 2-screen field mode) |
|  | MVS1, MVS0 | - | - | Dynamic image specification (write field selection) |
|  | KOUT-B, KOUT-A | 0 | $\times$ | Screen B/A display |
|  | FVP, FHP | - | - | Four-corner fixed position specification |
| 03H | VP7 to VP0 | - | - | Screen B vertical position data |
| 04H | HP7 to HP0 | - | - | Screen B horizontal position data |
| 05H | WK-B, WK-A | $\bigcirc$ | $\times$ | $D / A$ converter frame for screens $B$ and $A$ |
|  | WKVR-B, WKVR-A | Register data | Fixed data | D/A converter frame color selection for screens B and A |
|  | YWK5 to YWK2 | - | - | D/A converter frame color Y data |
| 06H | PLL6 to PLL3 | - | - | PLL divisor specification (aspect correction function)* |
|  | RWK5 to RWK2 | - | - | D/A converter frame color R-Y data |
| 07H | V, H, D, WIPE | $\bigcirc$ | $\times$ | Wipe type selection |
|  | WPMOD | Wipe | Display area | Wipe circuit function selection |
|  | BWK5 to BWK2 | - | - | D/A converter frame color B-Y data |
| 08H | WVAJ1, WVAJ0 | - | - | Write vertical adjustment |
|  | WHAJ1, WHAJO | - | - | Write horizontal adjustment |
|  | RVAJ1, RVAJO | - | - | Display vertical adjustment |
|  | RHAJ1, RHAJ0 | - | - | Display horizontal adjustment |
| 09H | CLPAJ1, CLPAJ0 | - | - | A/D clamp position adjustment |
|  | YCAJ1, YCAJ0 | - | - | Phase adjustment for C (R-Y, B-Y) with respect to Y* |
|  | WKAJ1, WKAJO | - | - | D/A converter frame position adjustment* |
| OAH | $\overline{\mathrm{PP}}$ | - | - | Passing processing (normally set to H : see the APPLICATION NOTE)* |
|  | BSE-A | 0 | $\times$ | The A screen is linked to the B screen display area |
|  | BS5 to BS0 | - | - | Display area (blanking) size specification |

Note: Usage notes may apply for certain setting values. See the separate "APPLICATION NOTE" document for details.

## Function Descriptions

This section describes the functions supported when 1 Mbyte of external memory is used.

- 2-screen frame mode ${ }^{* 7,}$, 9

- 2-screen field mode ${ }^{* 8, ~ * 9}$


Switching between $A$ and $A^{\prime}$ and between $B$ and $B^{\prime}$ can be performed independently.

- 3-screen field mode*8, *9


The 3 screens are handled as a single block, and the functions are the same as those for the B screen.

- 4-screen field mode ${ }^{* 8, ~ * 9, ~ * 10 ~}$


The 4 screens are handled as a single block, and the functions are the same as those for the B screen.

Notes: 7: Frame display
8: Frame display for dynamic images only (However, an overrun phenomenon occurs.)
9: Two sub-screens cannot be displayed so that they share a scan line.

Examples:


10: The maximum vertical direction for the display area is $75 \%$.

- Display position of the B screen


Vp: Data in register VP0 to VP7
Hp : Data in register HPO to HP7

## LC7442, 7442E

- Frame control

| Sub-screen | Frame on/off: <br> Frame color:Registers WK-B and WK-A <br> Reged color: white |
| :---: | :--- |
| $\vdots$ | Arbitrary color: Specified by register data |


[YWK5 to YWK2]
[RWK5 to RWK2]
[BWK5 to BWK2]

- Wipe function


AO 1074
Note: The wipe function can only be used on the B screen.

- Display area

This function allows display in an intermediate state of the wipe operation.
<Application Example>
— Reducing the size of the sub-screen to reduce the disruption of the main screen


- Aspect conversion

- Aspect correction

Horizontal direction compression or expansion is effected by changing the PLL oscillator frequency. There are limitations on the values of this setting, so be sure to refer to the separate "APPLICATION NOTE" document for details.
<Application Example>

- When multi-mode is used

- 16:9 aspect ratio tube

- Fine adjustment of setting values

This function allows the number of external components (such as delay circuits) to be reduced.

- Position of the image within the sub-screen


WVAJ: 4 steps in 1 H increments
WHAJ: 4 steps in 267 ns increments
—Display position


RVAJ: 4 steps in 2 H increments
RHAJ: 4 steps in 246 ns increments

- Clamp pulse position

- Phase difference between the Y and R-Y/B-Y D/A converter outputs

— Vertical frame horizontal thickness


Note: When $[Y C A J 1,0]=00$, use care when setting [WKAJ1,0] to values other than 00 , since incorrect color data may appear at the right edge.

## Memory Map

The 1 Mbyte VRAM is divided into 4 fields.

(ARS1, ARSO)

## Read Selection



## Write Selection

Dynamic image display is controlled by setting MVS0 and MVS1.

| Mode | ARS1 | ARS0 |
| :--- | :--- | :--- |
| 2-screen frame | Automatic switching by the field <br> determination circuit | [MVS0] |
| 2-, 3-, 4-screen field | [MVS1] | [MVS0] |

## Limitations when a $\mathbf{2 5 6}$ kbit Memory is Used

- 1-screen display

The following control registers have fixed values.


KOUT-B and KOUT-A cannot be high at the same time (only 1 screen can be displayed)

- Dynamic image display

The following control registers are taken as the display setting.

| [KOUT-B] | $[$ KOUT-A $]$ | $[$ MVS1] | $[$ MVS0] | Description |
| :---: | :---: | :---: | :---: | :--- |
| L | L |  |  | No sub-screen |
| L | H | L | L | Screen A is displayed |
| H | L | L | H | Screen B is displayed |
| H | H |  |  | Illegal combination |

- Control register table

Control register table for 256 kbyte systems.

| Bit | MSB |  |  |  |  |  |  | LSB | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 01H | SBY | STL | N/P | L | VDFS1 | VDFS0 | L | H | Active mode |
| 02H | L | L | L | MVS0 | KOUT-B | KOUT-A | FVP | FHP | Display mode |

Registers starting at address 03 H function the same as when 1 Mbit of memory is used.

- Multi-mode systems

The multi-mode function cannot be used with 256 kbit VRAM since V-dancing occurs in dynamic images.

## Notes on multi-mode (NTSC-PAL)

- External memory

Multi-mode can only be used when 1 M of external memory is provided.

- Operating mode

Since vertical dancing occurs in moving images in modes other than two-screen frame mode, this can only be used with static images.

When the main screen is NTSC and the subscreen is PAL, images will be expanded vertically. As a result, images may go offscreen in the 3 and 4 screen field modes.

- Vertical compression ratio

Since the number of scan lines in NTSC and PAL differ, the ratios differ by $1 / 3$ in accordance with the ratio of the number of scan lines.

## Pin Functions



Continued on next page.

Continued from preceding page.


## Specifications

## Absolute Maximum Ratings at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Paramater | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}} \max$ | -0.3 to +7.0 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} \max$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Maximum output voltage | $\mathrm{V}_{\mathrm{OUT}} \max$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Allowable power dissipation | $\mathrm{Pd}_{1} \max$ (DIP version) | 500 | mW |
|  | $\mathrm{Pd}_{2} \max$ (QFP version) | 350 | mW |
| Operating temperature | Topr | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Allowable Operating Ranges at $\mathrm{Ta}=\mathbf{- 1 0}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=\mathbf{0} \mathrm{V}$

| Paramater | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Power supply voltage | $V_{\text {DD }}$ |  | 4.5 | 5.0 | 5.5 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | CMOS levels | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | TTL levels | 2.2 |  |  | V |
| Input low level voltage | $\mathrm{V}_{\text {IL1 }}$ | CMOS levels |  |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\text {IL2 }}$ | TTL levels |  |  | 0.8 | V |
| Reference voltage | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}$ pin | 3.4 | 0.8 V DD | $\mathrm{V}_{\mathrm{DD}}$ | V |

Electrical Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Paramater | Symbol | Conditions |  | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$; Pins KCP and OCP |  | $\mathrm{V}_{\mathrm{DD}}-1$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$; Pins other than KCP and OCP |  | $\mathrm{V}_{\mathrm{DD}}-1$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$; Pins KCP and OCP |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {OL2 }}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$; Pins other than KCP and OCP |  |  |  | 0.4 | V |
| Operating current dissipation | $\mathrm{I}_{\mathrm{DD}}{ }^{\text {D }}$ | RES: H <br> $\overline{\mathrm{OV}}, \overline{\mathrm{KV}}: 60 \mathrm{~Hz}$ <br> $\overline{\mathrm{OH}}, \overline{\mathrm{KH}}: 15 \mathrm{kHz}$ <br> A/D data: 1010 <br> Output unloaded | The DV ${ }_{\text {SS }}$ pin |  | 20 |  | mA |
|  | $\mathrm{IDD}^{\text {A }}$ |  | The $\mathrm{AV}_{\text {SS }}$ pin |  | 21 |  | mA |
|  | $\mathrm{I}_{\mathrm{DD}} \mathrm{O}$ |  | The $\mathrm{OV}_{\text {SS }}$ pin |  | 2 |  | mA |
|  | ${ }^{\text {D }}$ K K |  | The $\mathrm{KV}_{\text {SS }}$ pin |  | 2 |  | mA |
| Static current dissipation | $\mathrm{I}_{\mathrm{DD}} \mathrm{S}$ | $\overline{\mathrm{RES}}: \mathrm{L}$, Input pin DC, output unloaded |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  |  |
| Input leakage current | ILK | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {SS }}$ |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| Output leakage current | $\mathrm{l}_{\mathrm{O}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {SS }}$; Pins KCP and OCP |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| D/A output resistance | $\mathrm{R}_{\mathrm{DA}}$ |  |  |  | 150 |  | $\Omega$ |

Note: There are 4 power supply pin systems.
The power supplies are $\mathrm{DV}_{\mathrm{DD}}, \mathrm{AV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$, and KV DD , and they must be identical. Descriptions are for $\mathrm{V}_{\mathrm{DD}}$ The grounds are $\mathrm{DV}_{\mathrm{SS}}, \mathrm{AV}_{\mathrm{SS}}, \mathrm{OV}_{S S}$ and $\mathrm{KV}_{\mathrm{SS}}$, and they must be identical. Descriptions are for $\mathrm{V}_{\mathrm{SS}}$.

Switching Characteristics at $\mathrm{Ta}=\mathbf{2 5} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm \mathbf{1 0 \%}, \mathrm{V}_{\mathrm{SS}}=\mathbf{0} \mathrm{V}$

| Paramater |  |  | Symbol | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Vertical sync signals |  | Pulse width |  | $\mathrm{t}_{\mathrm{VW}}$ | 1 |  |  | $\mu \mathrm{s}$ |
|  |  | Rise time | tvR |  |  | 50 | ns |
|  |  | Fall time | $t_{\text {VF }}$ |  |  | 50 | ns |
| Horizontal sync signals |  | Pulse width | $\mathrm{t}_{\mathrm{HW}}$ | 1 |  |  | $\mu \mathrm{s}$ |
|  |  | Rise time | $t_{\text {HR }}$ |  |  | 50 | ns |
|  |  | Fall time | $\mathrm{t}_{\mathrm{HF}}$ |  |  | 50 | ns |
| Serial data interface | Serial clock | Pulse width | tscw | 200 |  |  | ns |
|  |  | Rise time | tsCR | 50 |  |  | ns |
|  |  | Fall time | tscF | 50 |  |  | ns |
|  |  | Data setup | tosu | 100 |  |  | ns |
|  |  | Data hold | $t_{\text {DH }}$ | 30 |  |  | ns |
|  |  | Interval | ${ }_{\text {t }}^{\text {SI }}$ | 2 |  |  | $\mu \mathrm{s}$ |
|  | Control | Pulse width | ${ }^{\text {c }}$ CW | 200 |  |  | ns |
|  |  | Rise time | $\mathrm{t}_{\mathrm{CR}}$ | 50 |  |  | ns |
|  |  | Fall time | $\mathrm{t}_{\mathrm{CF}}$ | 50 |  |  | ns |
|  |  | Setup | ${ }_{\text {t CSU }}$ | 200 |  |  | ns |
|  |  | Hold | $\mathrm{t}_{\mathrm{CH}}$ | 200 |  |  | ns |

## Serial Data



## Synchonization Signals



Sub-Screen Digital Processing Specifications

| Parameter |  |  | NTSC ( $\mathrm{f}_{\mathrm{H}}=15734 \mathrm{~Hz}$ ) | PAL ( $\mathrm{f}_{\mathrm{H}}=15625 \mathrm{~Hz}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| Sampling | Order |  | Y, R - Y, Y, B - Y, Y, -, Y -, $\cdots \cdots$ |  |
|  | Frequency | $\mathrm{f}_{\mathrm{T}}(\mathrm{MHz})$ | $640 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 10.070 | 10.000 |
|  |  | $\begin{aligned} & \text { Only Y } \\ & \mathrm{f}_{\mathrm{TY}} \\ & \hline \end{aligned}$ | $320 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 5.035 | 5.000 |
|  |  | $\begin{aligned} & \text { Only R-Y } \\ & \mathrm{f}_{\mathrm{TR}} \\ & \hline \end{aligned}$ | $80 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 1.258 | 1.250 |
|  |  | $\begin{aligned} & \text { Only B-Y } \\ & \mathrm{f}_{\mathrm{TB}} \end{aligned}$ | $80 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 1.258 | 1.250 |
| Number of quantization bits |  |  | 6 bits |  |
| D/A converter clock (MHz) |  | Y signal ${ }^{f} \mathrm{CY}$ | $960 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 15.105 | 15.000 |
|  |  | $\mathrm{R}-\mathrm{Y}$ signal $\mathrm{f}_{\mathrm{CR}}$ | $240 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 3.776 | 3.750 |
|  |  | $\begin{aligned} & \hline B-Y \text { signal } \\ & f_{C B} \\ & \hline \end{aligned}$ | $240 \mathrm{f}_{\mathrm{H}}$ |  |
|  |  |  | 3.776 | 3.750 |
| Write | Number of dots (horizontal) |  | 384 |  |
|  |  | Only Y | 256 |  |
|  |  | Only R-Y | 64 |  |
|  |  | Only B-Y | 64 |  |
|  | Vertical H count |  | 80 | 84 |
| Read display | Number of dots (horizontal) |  | 370 |  |
|  |  | Only Y | 250 |  |
|  |  | Only R-Y | 60 |  |
|  |  | Only B-Y | 60 |  |
|  | Vertical H count |  | 75 | 83 |

## Memory Write Range

When the display fine adjustment register (WVAJ1, 0 , WHAJ1, 0 ) is 0000.
<NTSC>

<PAL>


A01085

## Memory Read Range

## Sub-Screen Display Position (for 4 corner display)

<NTSC>

<PAL>


When the display fine adjustment register (RVAJ1, 0 , RHAJ1, 0 ) is 0000.


## Initial Settings

- $\overline{\mathrm{RES}}$ pin: reset

This pin must be held low when power is first applied.


- Internal control registers

The table below lists the states of the registers following a reset.

| Register | State |
| :--- | :---: |
| SBY | H |
| KOUT-A, KOUT-B | L |
| PLL6 | L |
| PLL5 | L |
| PLL4 | H |
| PLL3 | H |

Notes: H: $\mathrm{V}_{\mathrm{DD}}$ level
L: V $\mathrm{V}_{\text {SS }}$ level
These states are set even if $\mathrm{SBY}=\mathrm{H}$.
Since all system operations are stopped at this time, the data held in external memory cannot be retained.

Registers other than the above are not initialized by a reset.

## Serial Data Interface

- Serial input format


The first 8 bits of data following $\overline{\text { SDE }}$ going low specify an address, and the next 8 bits are register data for that address. The last 8 bits of data are transferred to the incremented address.
The address can be re-specified after switching $\overline{\operatorname{SDE}}$ from low to high to low again ( $\quad \square$ ).
Since the PLL clock is not used for serial data transfer, data transfers can be performed when SBY is high. However, data cannot be transferred to registers that are initialized by a reset.

Since there is no way to confirm that the transferred data was latched correctly, we recommend refreshing this data periodically.

## Even/Odd Field Determination Circuit

Since this determination is based on the phase difference between the falling edges of OV and OH , these must be input with the following timing.


AO 1090
Note: $\overline{\mathrm{KV}}$ and $\overline{\mathrm{KH}}$ are similar to the above.

$$
\mathrm{a}=0.02 \text { to } 0.40 \mathrm{H}
$$

b $=0.60$ to 0.98 H
However, if the PLL aspect correction function is used, these values will differ.
See the separate "APPLICATION NOTE" document for details.
The horizontal synchronization signal equalizing pulse must be removed.

## Synchronization Signals

- The LC7442 $\overline{\mathrm{OH}}$ and $\overline{\mathrm{KH}}$ pin inputs are set assuming that $\overline{\mathrm{OH}}$ (and $\overline{\mathrm{KH}}$ ) are delayed $1 \mu$ s from the video signal horizontal synchronization signal.

- Since noise on the synchronization signal input pins ( $\overline{\mathrm{KV}}, \overline{\mathrm{KH}}, \overline{\mathrm{OV}}$ and $\overline{\mathrm{OH}}$ ) results in image distortion, care must be used in wiring these signals.
- Since the sub-screen will be distorted if the synchronization signals are unstable, we recommend turning off display in such cases.


## Sub-Screen Output Timing



## Clamp Pulse

- A/D converter clamp

Since clamp pulses are output with the timing shown in the figure below, it is setup to fall within the pedestal range. On reset and during standby, the $\overline{\mathrm{KH}}$ signal goes to a positive polarity, and is output as such.


Notes: 1: The conditions $\mathrm{t} 3>0 \mu \mathrm{~s}$ and $\mathrm{t} 4>0.5 \mu \mathrm{~s}$ must be met.
A01093
2: The value of $4.8 \mu \mathrm{~s}$ for t 1 is the value when registers CLPAJ0 and 1 are 00 .

- D/A converter clamp


Digital data in the A region:

|  | MSB |  |  |  | LSB |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y D/A: | 0 | 0 | 0 | 0 | 0 | 0 |  |
| R-Y D/A: | 1 | 0 | 0 | 0 | 0 | 0 |  |
| B-Y D/A: | 1 | 0 | 0 | 0 | 0 | 0 |  |

Clamping is applied by the main screen horizontal synchronization signal.

## External Control Output Timing

- Relationship with the LC7480 A/D converter


[^1]- Video memory relationships

This value of $t$ is for situations when aspect correction is not applied.

- Data write


A01096

Note: Since this circuit operates at the high speeds shown in this figure, care is required to keep leads as short as possible in the wiring used in this circuit.
— Refresh
A $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycle is used.
$\overline{\text { MAS }}$
$\overline{\text { PAS }}$


AD 1097
— Data transfer $\rightarrow$ serial read


Note: Since this function operates at the high speeds shown in the figure, care is required to keep the leads as short as possible in the circuit wiring. Caution: Contact your Sanyo representative before determining the memory to be used.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.

## P. 3 Block Diagram

1 A/D converter
2 Loop filter
3 Loop filter
4 Micro-
processor
5 Input data timing control

6 A/D control
7 Sub-screen PLL
8 Field
determination
9 Main screen PLL
10 Serial data controller
11 Vertical filter (calculation and line memory)
12 Write address
13 Read address
14 Output buffer
15 Control register
16 Write data
control
17 Selector
18 Memory control
19 Read data
control
20,21,22
D/A converter D/A converter D/A converter
23 Output control
24 Dual port
DRAM:
256 kbytes
or 1 Mbyte

## P. 4 Component-Type PIP System Structural Diagram

A/D clamp
2 Reset
3 Main vertical synchronization
4 Main horizontal synchronization
5 Sub-screen vertical synchronization
6 Sub-screen horizontal synchronization
7 Micro-
processor
8 Dual port RAM
9 Main/sub switching (blanking)
10 Frame

## P. 7 Function Descriptions

(1) Main screen
(2) Or:

## P. 8 Frame control

(6) 1 Sub-screen Sub-screen
(7) 1 There are 4 wipe types.

An operating time of about 1.0 seconds.
$\checkmark$ wipe
H wipe
VH wipe
D wipe
Off Off Off Off


[^0]:    Note: See the separate "APPLICATION NOTE" document for details on applications.

[^1]:    Note: Since this circuit operates at the high speeds shown in this figure, care is required to keep leads as short as possible in the wiring used in this circuit.

