

DESCRIPTION

The HY51V4400B is the new generation and fast dynamic RAM organized 1,048,576 x 4-bit. The HY51V4400B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY51V4400B to be packaged in a standard 20/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of $3.3V \pm 10\%$ tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation

Max. battery back-up 1.08mW (L-part)

Max. CMOS standby 0.72mW (L-part)
3.6mW

Max. TTL standby 7.2mW

Max. Self refresh 0.72mW (SL-part)

Max. operating

Speed	Power
60	324.0mW
70	288.0mW
80	252.0mW

- Single power supply of $3.3V \pm 10\%$

- TTL compatible inputs and outputs

- Fast access and cycle time

Speed	t _{TRAC}	t _{CAC}	t _{PC}
60	60ns	15ns	40ns
70	70ns	20ns	45ns
80	80ns	20ns	50ns

- Fast page mode operation

- Multi-bit test capability

- Read-Modify-Write capability

- CAS-before-RAS, RAS-only, Hidden refresh and Self Refresh capability



- 1024 refresh cycles / 128ms (L-part)

1024 refresh cycles / 16ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
A0-A9	Address Input
DQ0-DQ3	Data Input/Output
Vcc	Power (+3.3V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AC12-10-MAY95

4675088 0004191 22T

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-0.5 to 4.6	V
VCC	Voltage on VCC Relative to Vss	-0.5 to 4.6	V
Ios	Short Circuit Output Current	20	mA
PD	Power Dissipation	0.90	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	3.0	3.3	3.6	V
VIH	Input High Voltage	2.0	-	Vcc+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

NOTE: All Voltage are referenced to Vss.

4675088 0004192 166

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=3.3V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS ≤ VIN ≤ VCC+0.3V All other pins not under test = VSS		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	VSS ≤ VOUT ≤ 5.5V RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	2	mA	
ICC3	VCC Supply Current, RAS-only refresh	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC4	VCC Supply Current, Fast Page mode	tpc = tpc (min.)	60 70 80	- - -	60 50 40	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC-0.2V	L-part	- -	1 200	mA μA	5
ICC6	VCC Supply Current, CAS-before- RAS refresh	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC7	VCC Supply Current, Battery Back up (L-part only)	trc = 125μs, tras ≤ 1μs CAS = CBR cycling or 0.2V OE & WE = VCC-0.2V, A0 - A9 = VCC-0.2V or 0.2V DQ0-DQ3 = 0.2V, VCC-0.2V or open		-	300	μA	1,4,5
ICC8	VCC Supply Current, Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V other pins same as ICC7		-	200	μA	6
VOL	Output Low Voltage	IOL = 2.0mA		-	0.4	V	
VOH	Output High Voltage	IOH = -2.0mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4 and ICC6 depend on cycle rate.
2. ICC1, ICC3, ICC4 and ICC6 are dependent on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while $\overline{RAS} = V_{IL}$. ICC4, Address can be changed maximum once while $\overline{CAS} = V_{IH}$.
4. Only tras(max.) = 1μs is applied to refresh of battery backup but tras(max.) = 10μs is applied to normal functional operation.
5. ICC5(max.) = 200μA and ICC7 are applied to L-parts (HY51V4400BLJ, HY51V4400BLT, HY51V4400BLR, HY51V4400BSLJ, HY51V4400BSLT, and HY51V4400BSLR.)
6. ICC8 is applied to SL-parts only (HY51V4400BSLJ, HY51V4400BSLT and HY51V4400BSLR).

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V±10%, Vss=0V, unless otherwise noted.) NOTE1,2,3,13

#	SYMBOL	PARAMETER	HY51V4400BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	110	-	130	-	150	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	155	-	185	-	205	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	80	-	95	-	105	-	ns	
5	tRAC	Access Time form RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	20	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4,15
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	15	0	20	0	25	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	60	200K	70	200K	80	200K	ns	
15	tRSH	RAS Hold Time	15	-	20	-	20	-	ns	
16	tCSH	CAS Hold Time	60	-	70	-	80	-	ns	
17	tCAS	CAS Pulse width	15	10K	20	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	20	45	20	50	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	15
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	17
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	14
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	14
26	tAR	Column Address Hold Time from RAS	50	-	55	-	60	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	14
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6,14
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	15	-	20	-	ns	14
32	tWCR	Write Command Hold Time from RAS	45	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	15	-	20	-	ns	
34	tRWL	Write Command to RAS Lead Time	15	-	20	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	15	-	20	-	20	-	ns	16
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	20	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	45	-	55	-	60	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	-	16	ms	12
		L-part	-	128	-	128	-	128		11
40	tWCS	Write Command Set up Time	0	-	0	-	0	-	ns	8,14

4675088 0004194 T39

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY51V4400BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to <u>WE</u> Delay Time	40	-	50	-	50	-	ns	8
42	trWD	RAS to <u>WE</u> Delay Time	85	-	100	-	110	-	ns	8
43	tAWD	Column Address to <u>WE</u> Delay Time	55	-	65	-	70	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	14
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	15
46	trPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	25	-	30	-	ns	
48	tROH	RAS Hold Time Referenced to <u>OE</u>	10	-	10	-	10	-	ns	
49	tOEA	<u>OE</u> Access Time	-	15	-	20	-	20	ns	
50	tOED	<u>OE</u> to Data Delay	15	-	20	-	20	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time S from <u>OE</u>	0	15	0	20	0	20	ns	5
52	tOEH	<u>OE</u> Command Hold Time	15	-	20	-	20	-	ns	
53	tCPWD	<u>WE</u> Delay Time from CAS Precharge	55	-	65	-	75	-	ns	8
54	trHCP	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	
55	tWRP	<u>WE</u> to RAS Precharge Time(CBR Cycle)	10	-	10	-	10	-	ns	
56	tWRH	<u>WE</u> to RAS Hold Time(CBR Cycle)	10	-	10	-	10	-	ns	
57	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
58	tWTH	Write Command Hold Time	10	-	10	-	10	-	ns	
59	trASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
60	trPS	RAS Precharge Time (Self Refresh)	130	-	150	-	180	-	ns	
61	tCHS	CAS Hold Time from RAS (Self Refresh)	- 50	-	- 50	-	- 50	-	ns	

■ 4675088 0004195 975 ■

AC CHARACTERISTICS IN TEST MODE

NOTE 18

#	SYMBOL	PARAMETER	HY51V4400BJ/BR/BLJ/BLT/BLR/ BSLK/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RC}	Random Read or Write Cycle Time	115	-	135	-	155	-	ns	
2	t _{RWC}	Read-Modify-Write Cycle Time	155	-	185	-	215	-	ns	
3	t _{PC}	Fast Page Mode Cycle Time	45	-	50	-	55	-	ns	
4	t _{PRWC}	Fast Pages Mode Read-Modify-Write Cycle Time	85	-	100	-	115	-	ns	
5	t _{RAC}	Access Time from RAS	-	65	-	75	-	85	ns	4,9,10
6	t _{CAC}	Access Time from CAS	-	20	-	25	-	30	ns	4,9
7	t _{AA}	Access Time from Column Address	-	35	-	40	-	45	ns	4,10
8	t _{CPA}	Access Time from CAS Precharge	-	40	-	45	-	50	ns	4
13	t _{RAS}	RAS Pulse Width	65	10K	75	10K	85	10K	ns	
14	t _{RASP}	RAS Pulse Width (Fast Page Mode)	65	200K	75	200K	85	200K	ns	
15	t _{RSH}	RAS Hold Time	20	-	25	-	25	-	ns	
16	t _{CSH}	CAS Hold Time	65	-	75	-	85	-	ns	
17	t _{CAS}	CAS Pulse Width	20	10K	25	10K	25	10K	ns	
27	t _{RAL}	Column Address to RAS Lead Time	35	-	40	-	45	-	ns	
41	t _{CWD}	CAS to WE Delay Time	40	-	50	-	50	-	ns	8
42	t _{RWD}	RAS to WE Delay Time	85	-	100	-	115	-	ns	8
43	t _{AWD}	Column Address to WE Delay Time	55	-	65	-	75	-	ns	8
49	t _{OEa}	OE Access Time	-	20	-	25	-	25	ns	
50	t _{OE d}	OE to Data Delay	20	-	25	-	25	-	ns	
52	t _{OEh}	OE Command Hold Time	20	-	25	-	25	-	ns	

4675088 0004196 801

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{Vss}$ during power-up, the HY51V4400B could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current
3. $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $\text{VOH}=2.0\text{V}$ and $\text{VOL}=0.8\text{V}$ with a load equivalent to 1 TTL loads and 100pF.
5. $\text{tOFF}(\text{max.})$ and tOEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twCS , trWD , tcWD , tAWD and tcpWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\text{twCS} \geq \text{twCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $\text{trWD} \geq \text{trWD}(\text{min.})$, $\text{tcWD} \geq \text{tcWD}(\text{min.})$, $\text{tAWD} \geq \text{tAWD}(\text{min.})$, and $\text{tcpWD} \geq \text{tcpWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{trCD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trCD}(\text{max.})$ is specified as a reference point only. If trCD is greater than the specified $\text{trCD}(\text{max.})$ limit, then access time is controlled by tCAC .
10. Operation within the $\text{trAD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trAD}(\text{max.})$ is specified as a reference point only. If trAD is greater than the specified $\text{trAD}(\text{max.})$ limit, then access time is controlled by tAA .
11. $\text{tREF}(\text{max.})=128\text{ms}$ is applied to L-Parts(HY51V4400BLJ/BSLJ, HY51V4400BLT/BSLT and HY51V4400BLR/BSLR).
12. A burst of 1024 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 16ms(128ms for L-part) after exiting self refresh.
13. When $\overline{\text{CAS}}$ goes low, 4-bits data are written into the device.
14. These parameters are determined by the earlier falling edge of $\overline{\text{CAS}}$.
15. These parameters are determined by the later rising edge of $\overline{\text{CAS}}$.
16. tcWL must be satisfied by $\overline{\text{CAS}}$ for 4-bits access cycles.
17. tcp and tcPT are measured when $\overline{\text{CAS}}$ is high state.
18. These specifications are applied to the test Mode.

CAPACITANCE


($\text{TA}=25^\circ\text{C}$, $\text{Vcc}=3.3\text{V} \pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A9)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0-DQ3)	-	7	pF


4675088 0004197 748

TIMING DIAGRAM

READ CYCLE



EARLY WRITE CYCLE




4675088 0004198 684


[illegible]

169

FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




4675088 0004200 062

NOTE : OE and WE="H" or "L"

CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)




4675088 0004202 935

HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS SELF REFRESH CYCLE



NOTE: A0-9, WE and OE = "H" or "L"

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




4675088 0004204 708


TEST MODE

The HY51V4400B is a DRAM organized 1,048,576 x 4-bit. It is internally organized 524,288 x 8-bit. In Test Mode, data are written into 8 sectors (Each is composed of 512K bits) in parallel and retrieved the same way. Column address A0 is not used. If, upon reading, all 8-bit data from 8 sectors are equal (all "1"s or "0"s), the DQ2 pin indicates a "1". If they are not equal, the DQ2 pin indicates a "0". The DQ0, DQ1 and DQ3 pins always indicate a "1" in Test Mode Read cycles. The diagram below shows the timing of the HY51V4400B to enter Test Mode. In Test Mode, the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM. WE, CAS-before-RAS cycle (Test Mode In Cycle) puts the HY51V4400B into Test Mode and CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Mode. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time. (1/2 in case of N test pattern)

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE




4675088 0004206 580

PACKAGE INFORMATION

300 mil 20/26 pin Small Outline J-form Package (J)



300 mil 20/26 pin Thin Small Outline Package (T) (R)



4675088 0004207 417

ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY51V4400BJ	60/70/80		SOJ
HY51V4400BLJ	60/70/80	L-part	SOJ
HY51V4400BSLJ	60/70/80	SL-part	SOJ
HY51V4400BT	60/70/80		TSOP-II
HY51V4400BLT	60/70/80	L-part	TSOP-II
HY51V4400BSLT	60/70/80	SL-part	TSOP-II
HY51V4400BR	60/70/80		TSOP-II(R)
HY51V4400BLR	60/70/80	L-part	TSOP-II
HY51V4400BSLR	60/70/80	SL-part	TSOP-II(R)