

DESCRIPTION

The HY51V16400B is the new generation and fast dynamic RAM organized 4,194,304 x 4-bit. The HY51V16400B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY51V16400B to be packaged in standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of $3.3V \pm 10\%$ tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
Max. battery back-up 2.2mW (SL-part)
Max. CMOS standby 0.72mW (SL-part)
1.8mW
Max. TTL standby 3.6mW
Max. operating

Speed	Power
60	324mW
70	288mW
80	252mW

- Single power supply of $3.3V \pm 10\%$
- TTL compatible inputs and outputs
- Fast access and cycle time

Speed	t _{RAC}	t _{CAC}	t _{PC}
60	60ns	15ns	40ns
70	70ns	18ns	45ns
80	80ns	20ns	50ns


- Fast page mode operation
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh and Self Refresh capability
- 4096 refresh cycles / 256ms (SL-part)
- 4096 refresh cycles / 64ms

PIN DESCRIPTION


RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
A0-A11*	Address input
DQ0-DQ3	Data Input/Output
Vcc	Power (+3.3V)
Vss	Ground

*A10 and A11 are applied to row address input only.

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-0.5 to 4.6	V
VCC	Voltage on VCC Relative to Vss	-0.5 to 4.6	V
IOS	Short Circuit Output Current	20	mA
PD	Power Dissipation	1	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	3.0	3.3	3.6	V
VIH	Input High Voltage	2.0	-	Vcc+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

NOTE: All Voltage are referenced to Vss.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=3.3V ± 10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS ≤ VIN ≤ VCC + 1.0V All other pins not under test = VSS		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	VSS ≤ VOUT ≤ VCC RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	trc = trc(min.)	60 70 80	- - -	90 80 70	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	1	mA	
ICC3	VCC Supply Current, RAS-only refresh	trc = trc(min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC4	VCC Supply Current, Fast page mode	tpc = trc(min.)	60 70 80	- - -	80 70 60	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC - 0.2V	SL-part	- -	0.5 0.2	mA	5
ICC6	VCC Supply Current, CAS-before-RAS Refresh	trc = trc(min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC7	VCC Supply Current, Battery Back up (SL-part only)	trc = 62.5μs, CAS = CBR cycling or 0.2V WE = VCC - 0.2V, A0-A11 = VCC - 0.2V or 0.2V, DQ0-DQ3 = VCC - 0.2V, 0.2V or open	trc ≤ 300ns trc ≤ 1μs	- -	350 600	μA	1,4,5
ICC8	VCC Supply Current, Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V, OE & WE & A0-A11 = VCC - 0.2V or 0.2V, DQ0-DQ3 = VCC - 0.2V, 0.2V or open		-	300	μA	5
VOL	Output Low Voltage	IOL = 2.0mA		-	0.4	V	
VOH	Output High Voltage	IOH = -2.0mA		2.4	-	V	

NOTE:

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4 and ICC6 depend on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS = VIL. ICC4, Address can be changed maximum once while CAS = VIH.
4. trs(max.) = 1μs is only applied to refresh of battery backup but trs(max.) = 10μs is applied to normal functional operating.
5. ICC5(max.) = 0.2mA and ICC7 and ICC8 are applied to SL-part only.

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V ± 10%, Vss=0V, unless otherwise noted.) NOTE: 1,2,3

#	SYMBOL	PARAMETER	HY51V16400BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	110	-	130	-	150	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	160	-	180	-	200	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	85	-	90	-	100	-	ns	
5	tRAC	Access Time form RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	18	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	
10	tOFF	Output Buffer Turn-off Delay	0	13	0	15	0	15	ns	
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	60	200K	70	200K	80	200K	ns	
15	tRSH	RAS Hold Time	15	-	18	-	20	-	ns	
16	tCSH	CAS Hold Time	60	-	70	-	80	-	ns	
17	tCAS	CAS Pulse width	15	10K	18	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	20	45	20	52	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	10	-	10	-	12	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	50	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	10	-	15	-	ns	
32	tWCR	Write Command Hold Time from RAS	45	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	15	-	ns	
34	tRWL	Write Command to RAS Lead Time	15	-	18	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	15	-	18	-	20	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-in Hold Time Referenced to RAS	50	-	50	-	55	-	ns	
39	tREF	Refresh Period(4096)	-	64	-	64	-	64	ms	12
		SL-part	-	256	-	256	-	256	ms	11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY51V16400BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	38	-	43	-	45	-	ns	8
42	tRWD	RAS to WE Delay Time	83	-	95	-	105	-	ns	8
43	tAWD	Column Address to WE Delay Time	53	-	60	-	65	-	ns	8
44	tCSR	CAS Set-up Time(CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	25	-	25	-	ns	
48	tROH	RAS Hold Time Reference to OE	0	-	0	-	0	-	ns	
49	tOEA	OE Access Time	-	15	-	18	-	20	ns	
50	tOED	OE to Data Delay	15	-	15	-	15	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time	0	13	0	15	0	15	ns	
52	tOEH	OE Command Hold Time	10	-	10	-	10	-	ns	
53	tCPWD	WE Delay Time from CAS Precharge	35	-	40	-	45	-	ns	
54	tRHCP	RAS Hold Time from CAS Precharge	35	-	40	-	45	-	ns	8
55	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
56	tWRH	WE to RAS Hold Time(CBR Cycle)	10	-	10	-	10	-	ns	
57	tWTS	Write Command Set-up (Test Mode In)	10	-	10	-	10	-	μs	
58	tWTH	Write Command Hold (Test Mode In)	10	-	10	-	10	-	ns	
59	tRASS	RAS Pulse Width (Self Refresh Cycle)	100	-	100	-	100	-	μs	
60	tRPS	RAS Precharge Time (Self Refresh Cycle)	90	-	110	-	130	-	ns	
61	tCHS	CAS Hold Time (Self Refresh Cycle)	-50	-	-50	-	-50	-	ns	

AC CHARACTERISTICS IN TEST MODE
NOTE 13

#	SYMBOL	PARAMETER	HY51V16400BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	105	-	135	-	155	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	165	-	185	-	205	-	ns	
3	tPC	Fast Page Mode Cycle Time	45	-	50	-	55	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	90	-	95	-	105	-	ns	
5	tRAC	Access Time From RAS	-	65	-	75	-	85	ns	4,9,10
6	tCAC	Access Time From CAS	-	20	-	23	-	25	ns	4,9
7	tAA	Access Time From Column Address	-	35	-	40	-	45	ns	4,10
8	tCPA	Access Time From CAS Precharge	-	40	-	45	-	50	ns	4
13	tRAS	RAS Pulse Width	65	10K	75	10K	85	10K	ns	
14	tRASP	RAS Pulse Width(Fast Page Mode)	65	200K	75	200K	85	200K	ns	
15	tRSH	RAS Hold Time	20	-	23	-	25	-	ns	
16	tCSH	CAS Hold Time	65	-	75	-	85	-	ns	
17	tCAS	CAS Pulse Width	20	10K	23	10K	25	10K	ns	
27	tRAL	Column Address to RAS Lead Time	35	-	40	-	45	-	ns	
41	tCWD	CAS to WE Delay Time	43	-	48	-	50	-	ns	8
42	tRWD	RAS to WE Delay Time	88	-	100	-	110	-	ns	8
43	tAWD	Column Address to WE Delay Time	58	-	65	-	70	-	ns	8
49	tOEA	OE Access Time	-	20	-	20	-	25	ns	
50	tOED	OE to Data Delay	20	-	20	-	25	-	ns	
52	tOEH	OE Command Hold Time	15	-	15	-	15	-	ns	

NOTE:


1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{Vss}$ during power-up, this device could begin an active cycle. This condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current.
3. $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured with a load equivalent to 100pF and $\text{Voh}=2.0\text{V}$ ($\text{Iout}=2\text{mA}$), $\text{Vol}=0.8\text{V}$ ($\text{Iout}=2\text{mA}$).
5. $\text{toff}(\text{max.})$ and toez define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trch or trrh must be satisfied for a read cycle.
7. These Parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twcs , trwd , tcwd , tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical parameters only. If $\text{twcs}\geq\text{twcs}(\text{min.})$, the cycle is an early write cycle and data output will remain open circuit (high impedance) through the entire cycle. If $\text{trwd}\geq\text{trwd}(\text{min.})$, $\text{tcwd}\geq\text{tcwd}(\text{min.})$, $\text{tawd}\geq\text{tawd}(\text{min.})$, and $\text{tcpwd}\geq\text{tcpwd}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out(at access time) is indetermined.
9. Operation within the $\text{trcd}(\text{max.})$ limit insured that $\text{trac}(\text{max.})$ can be met. $\text{trcd}(\text{max.})$ is specified point only. If trcd is greater than the specified $\text{trcd}(\text{max.})$ limit, then access time is controlled by taa .
10. Operation within the $\text{trad}(\text{max.})$ limit insures that $\text{trac}(\text{max.})$ can be met. $\text{trad}(\text{max.})$ is specified as a reference point only. If trad is greater than the specified $\text{trad}(\text{max.})$ limit, then access time is controlled by tcac .
11. $\text{tref}(\text{max.})=256\text{ms}$ is applied to SL-Parts.
12. A burst of 4096 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 64ms(256ms for SL-part) after exiting self refresh.
13. These specifications are applied to the Test Mode.

CAPACITANCE

($\text{Ta}=25^{\circ}\text{C}$, $\text{Vcc}=3.3\text{V}\pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A11)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, OE)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0 - 3)	-	7	pF

READ CYCLE




The timing diagram illustrates the relationship between several control and data signals for the 64K1602. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters include $t_{RQ}(13)$ (RAS to output delay), $t_{RSH}(15)$ (RAS to output setup), and $t_{RPR}(12)$ (RAS to output pulse width).
- CAS**: Column Address Strobe. Timing parameters include $t_{CRP}(20)$ (CAS to output delay), $t_{CSH}(16)$ (CAS to output setup), $t_{CAS}(17)$ (CAS to output hold), and $t_{CPR}(20)$ (CAS to output pulse width).
- A0-11**: Address bus. Timing parameters include $t_{ASR}(22)$ (A0-11 to output delay), $t_{RAH}(23)$ (A0-11 to output setup), $t_{ASO}(24)$ (A0-11 to output setup), $t_{CAH}(25)$ (A0-11 to output setup), and $t_{AL}(27)$ (A0-11 to output hold).
- WE**: Write Enable. Timing parameters include $t_{WCR}(32)$ (WE to output delay), $t_{CWL}(33)$ (WE to output setup), $t_{RWL}(34)$ (WE to output setup), $t_{WCS}(40)$ (WE to output setup), $t_{WCH}(31)$ (WE to output setup), and $t_{WR}(33)$ (WE to output hold).
- OE**: Output Enable. Timing parameters include $t_{OHR}(35)$ (OE to output delay), $t_{OBS}(36)$ (OE to output setup), and $t_{OH}(37)$ (OE to output hold).
- DQS-3**: Data Strobe. Timing parameters include $t_{DHR}(38)$ (DQS-3 to output delay), $t_{DS}(39)$ (DQS-3 to output setup), and $t_{DH}(37)$ (DQS-3 to output hold).


The diagram also shows the **VALID DATA IN** period, which is the time during which the data bus is valid and the output is in a high-impedance state.

The timing diagram illustrates the relationship between several control and data signals for the 28C010A. The signals shown are RAS, CAS, A0-11, WE, OE, and DQ0-3. The diagram includes various timing parameters such as $t_{RC}(1)$, $t_{RCD}(18)$, $t_{RSH}(15)$, $t_{ICP}(20)$, $t_{ICD}(18)$, $t_{ICSH}(16)$, $t_{ICAS}(17)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{RAL}(27)$, $t_{ASR}(22)$, t_{OW} , t_{COW} , $t_{CWL}(35)$, $t_{RWL}(34)$, $t_{WP}(33)$, $t_{OB}(32)$, $t_{OED}(60)$, $t_{OS}(39)$, and $t_{DH}(37)$. The signals are shown as digital waveforms with high (VH) and low (VL) levels. The A0-11 signal is shown as a bus with shaded regions for ROW and COLUMN. The WE, OE, and DQ0-3 signals are also shown with shaded regions for specific operations. The DQ0-3 signal is shown as a bus with a HIGH-Z state and a VALID DATA IN state.


FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE




NOTE : OE and WE = "H" or "L"

CAS-BEFORE-RAS REFRESH CYCL



NOTE : A0-11 and OE = "H" or "L"

HIDDEN REFRESH CYCLE (READ)




The timing diagram illustrates the relationship between several signals and their timing parameters:

- RAS:** Row Address Strobe. Parameters include $t_{RAS(1)}$, $t_{RP(12)}$, and $t_{RAS(13)}$.
- CAS:** Column Address Strobe. Parameters include $t_{CASP(20)}$, $t_{RCD(18)}$, $t_{FSH(15)}$, $t_{D-R(45)}$, and $t_{CSP(20)}$.
- A0-11:** Address bus. Parameters include $t_{ASRP(22)}$, $t_{RAD(19)}$, $t_{RAH(23)}$, $t_{ASO(24)}$, $t_{CAH(25)}$, $t_{WCS(40)}$, $t_{WCH(31)}$, $t_{WPL(33)}$, $t_{WRP(55)}$, and $t_{WRH(56)}$.
- WE:** Write Enable. Parameters include $t_{WCP(32)}$.
- OE:** Output Enable. Parameters include $t_{D-R(36)}$, $t_{DS(36)}$, and $t_{DH(37)}$.
- DQ0-3:** Data bus. The diagram shows a "VALID DATA IN" period.

Timing diagram showing RAS, CAS, and DQ0-3 signals. The diagram illustrates the relationship between RAS, CAS, and DQ0-3 signals during a memory access cycle. Key timing parameters are labeled: tRP(12), tRAS(50), tRP(60), tPC(48), tOP(21), tSP(44), tCHS(61), tOEF(10), and HIGH-Z. The signals are labeled as VIH and VIL for RAS and CAS, and VOH and VOL for DQ0-3.

NOTE : A0-11, $\overline{OE}$ and $\overline{WE}$ = "H" or "L"


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




TEST MODE

The HY51V16400B is a DRAM organized 4,194,304×4-bit. It is internally organized 1,048,576×16-bit. In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0 and A1 are not used. If, upon reading, 4-bit data from 4 sectors connected to one DQ pin are equal (all "1"s or "0"s), the DQ pin indicates a "1". If they are not equal, the DQ pin indicates a "0". Belowing shows the timing diagram of the HY51V16400B to enter Test Mode. In Test Mode, the 4M×4 DRAM can be tested as if it were a 1M×4 DRAM. $\overline{WE}$, $\overline{CAS}$ -before- $\overline{RAS}$ cycle (Test Mode In Cycle) puts the HY51V16400B into Test Mode and $\overline{CAS}$ -before- $\overline{RAS}$ or $\overline{RAS}$ -only refresh cycle puts it back into Normal Mode. In Test Mode, $\overline{WE}$, $\overline{CAS}$ -before- $\overline{RAS}$ cycle shall be used for the refresh operation. The Test Mode function reduces test time (1/4 in case of N test pattern).

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE




PACKAGE INFORMATION

300 mil 24/26 pin Small Outline J-form Package (J)



UNIT : INCH(mm)

300 mil 24/26 pin Thin Small Outline Package (T) (R)



UNIT : INCH(mm)

ORDERING INFORMATION

PART NO	SPEED	POWER	PACKAGE
HY51V16400BJ	60/70/80		SOJ
HY51V16400BSL	60/70/80	SL-part	SOJ
HY51V16400BT	60/70/80		TSOP-II
HY51V16400BSLT	60/70/80	SL-part	TSOP-II
HY51V16400BR	60/70/80		TSOP-II(R)
HY51V16400BSLR	60/70/80	SL-part	TSOP-II(R)