

# **DPZ128X16A3**

128K x 16 FLASH EEPROM DENSE-STACK MODULE


## **PRELIMINARY**

### **DESCRIPTION:**

The DPZ128X16A3 "DENSE-STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 2 Megabits of FLASH EEPROM in a single package envelope of .990" x .540" x .205".


The DPZ128X16A3 is built with a SLCC package containing two 128K x 8 FLASH memory devices. Each SLCC is hermetically sealed making the module suitable for commercial, industrial and military applications.

By using SLCCs, the "Dense-Stack" family of modules offers a higher board density of memory than available with conventional through-hole; surface mount, module, or most hybrid techniques.



### **FEATURES:**

- Organization: 128K x 16 or 256K x 8
- Fast Access Times:
   120\*, 150, 170, 200, 250ns (max.)
- · Fully Static Operation
  - No clock or refresh required
- ITL Compatible Inputs and Outputs
- · Common Data Inputs and Outputs
- Automatic Erase Function
  - Reduces CPU overhead
- 10,000 Erase/Program Cycles (min.)
- 50 Pin PGA "DENSE-STACK" Package
- Available in commercial only.
- \*\* ČEO controls I/O0 1/O7, ČÉ1 controls I/O8 I/O15.



|             |                   |                  | PIN-O       | UT DIAC               | GRAM                  |                  | P               | IN NAMES                     |
|-------------|-------------------|------------------|-------------|-----------------------|-----------------------|------------------|-----------------|------------------------------|
| }           |                   | _                | _           | _                     | _                     | (TOP VIEW)       | A0 - A16        | Address Inputs               |
| 1 ,         | CE1               | N.C.             | N.C.        | N.C.                  | N.C.                  | A B C D E        | 1/00 - 1/015    | Data Input/Output            |
| 2           | VSS               | N.C.             | N.C.        | VPP                   | VDD                   | DD 2 0000 CEO, C | CEO, CE1        | Chip Enables                 |
| 3           | N.C.              | A16<br>A12       | WE<br>A7    | N.C.<br>A8            | A15<br>A13            | 3 0 0 0 0 0      | WE              | Write Enable                 |
| 5           | A6                | A5               | ÔÉ          | A11                   | A9                    | 5 00000          | <u>OE</u>       | Output Enable                |
| 6<br>7<br>8 | A4<br>A1<br>1/010 | A3<br>AØ<br>1/09 | A2<br>1/013 | CEØ<br>1/012<br>1/015 | A10<br>1/011<br>1/014 | 600000           | V <sub>PP</sub> | Programming Voltage (+12.5V) |
| 9           | VSS               | 1/01             | 1/08        | 1/05                  | VDD                   | 800000           | V <sub>DD</sub> | Power (+5V)                  |
| 10          | 1/00              | 1/02             | 1/04        | 1/06                  | 1/07                  | 100000           | Vss             | Ground                       |

30A076-03 REV. A

### **DEVICE OPERATION:**

The FLASH devices are electrically erasable and programmable memory that functions similar to an EPROM device, but can be erased without being removed from the system and exposed to ultraviolet light. Each 128K x 8 device can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

#### READ

With VPP = 0V to VDD (VPPLO), the devices are read-only memories and can be read like a standard EPROM. By selecting the device to be read (see Truth Table and Functional Block Diagram), the data programmed into the device will appear on the appropriate I/O pins.

When VPP = +12.5V ± 5.0V (VPPH), reads can be accomplished in the same manner as described above but must be preceded by writing 00H to the command register prior to reading the device. When VPP is raised to VPPHI the contents of the command register default to 00H and remain that way until the command register is altered.

### STANDBY:

When the appropriate  $\overline{\text{CE}}$ 's are raised to a logic-high level, the standby operation disables the FLASH devices reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the  $\overline{\text{OE}}$  input. If the module is deselected during programming, erasure, or autoerase, the device upon which the operation was being performed, will continue to draw active current until the operation is completed.

### PROGRAM:

The programming and erasing functions are accessed via the command register when high voltage is applied to Vpp. The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When VPP = VPPLO the command register is reset to 00H returning the device to the read-only mode.

The command register is written by enabling the device upon which that the operation is to be performed (see Functional Block Diagram). While the device is enabled bring  $\overline{WE}$  to a logic-low ( $V_{IL}$ ), the address is latched on the falling edge of  $\overline{WE}$  and data is latched on the rising edge of  $\overline{WE}$ . Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of  $\overline{WE}$  the address to be programmed will be latched followed by the data being latched on the rising edge of  $\overline{WE}$  (see AC Operating and Characteristics Table).

#### PROGRAM VERIFY:

The FLASH devices are programmed one byte at a time. Each byte may be programmed sequentially or at random. Following each programming operation, the byte must be verified.

To initiate the program-verify mode, C0H must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE the program-verify command is written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the byte just written. After waiting 6µs the data byte can be verified by doing a read. If true data is read from the device, the byte write was successful and the next byte may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 20 times.

#### **ERASE:**

The erase function is a command-only operation and can only be executed while VPP - VPPHI.

To setup the chip-erase, 20H must be written to the command register. The chip-erase is then executed by once again writing 20H to the command register (see AC Operating and Characterstics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should take approximately 2 minutes.

#### **ERASE VERIFY:**

The erase operation erases all bytes in the device selected in parallel. Upon completion of the erase operation, each byte must be verified. This operation is initiated by writing AOH to the command register. The address to be verified must be supplied because it is latched on the falling edge of WE.

The memory device internally generates a margin voltage and applies it to the addressed byte. If FFH is read from the device, it indicates the byte is erased. The erase/verify command is issued prior to each byte verification to latch the address of the byte to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the byte being verified, an additional erase operation is performed. Verification then resumes from the last byte verified. Once all locations in the device being erased are verified, the erase operation is complete. The verify opertation should now be terminated by writing a valid command such as program set-up to the command register.

#### **AUTOMATIC ERASE:**

An automatic erase function is also available eliminating the need to program all locations to 00H or do an erase verify. The automatic erase will program all locations to 00H and do a continuous erase/verify until all locations in the device are erased.

To setup the chip-erase, 30H must be written to the command register. The chip-erase is then executed by once again writing 30H to the command register (see AC Operating Characteristics Table).

To determine if the automatic erase cycle is complete, the most-significant (MSB) I/O pin for the device being erased (I/O7, I/O15) is read. If the data = 0 on each of these bits, the cycle is not complete. The erase cycle is complete when the data = 1 on the MSB of the device being erased.

### **DESIGN CONSIDERATIONS:**

VPP traces should use similar trace widths and layout considerations as the Vpp power bus. The VPP supply traces should also be decoupled to help decrease voltage spikes.

Power-up sequencing should be such that Vpr doesn't go above VpD + 2.0V before VpD reaches a steady state voltage, while on power-down Vpr should be below VpD + 2.0V before VpD is lowered.

It is recommended that a 4.7 $\mu$ F to 10 $\mu$ F electrolytic capacitor be placed near the memory module connected accross V<sub>DD</sub> and Vss for bulk storage. Decoupling capacitors should also be placed near the module connected across V<sub>PP</sub> and V<sub>SS</sub>.

|                             |                 | COMMAN    | D DEFINITIO     | ON TABLE |                  |         |      |  |  |  |
|-----------------------------|-----------------|-----------|-----------------|----------|------------------|---------|------|--|--|--|
|                             | Bus             |           | First Bus Cycle |          | Second Bus Cycle |         |      |  |  |  |
| COMMAND                     | Cycles<br>Req'd | Operation | Address         | Data     | Operation        | Address | Data |  |  |  |
| Read Memory                 | 1               | Write     | х               | 00Н      |                  | -       | •    |  |  |  |
| Setup Erase / Erase         | 2               | Write     | х               | 20H      | Write            | х       | 20H  |  |  |  |
| Erase Verify                | 2               | Write     | EΑ              | AOH      | Read             | х       | EVD  |  |  |  |
| Setup Autoerase / Autoerase | 2               | Write     | х               | 30H      | Write            | x       | 30H  |  |  |  |
| Setup Program / Program     | 2               | Write     | х               | 40H      | Write            | PA      | PD   |  |  |  |
| Program Verify              | 2               | Write     | х               | C0H      | Read             | х       | PVD  |  |  |  |
| Reset                       | 2               | Write     | х               | FFH      | Write            | X       | FFH  |  |  |  |

EA - Address to Verify

EVD = Data Read from Location EA

PA - Address to Program

PD = Data to be Programmed at Location PA

PVA = Data to be Read from Location PA at Program Verify

|              |                |     | TRUTHT | ABLE |         |          |                |
|--------------|----------------|-----|--------|------|---------|----------|----------------|
| MODE         | DESCRIPTION    | CEn | ₩ŧ     | OE   | VPP     | I/O Pins | Supply Current |
| 25.0         | Not Selected   | н   | x      | x    | VPPLO   | High-Z   | Standby        |
| READ<br>ONLY | Output Disable | L   | H      | Н    | VPPLO   | High-Z   | Active         |
|              | Read           | L   | н      | L    | VPPLO   | DOUT     | Active         |
|              | Not Selected   | H   | х      | ×    | VPPHI   | High-Z   | Standby        |
| COMMAND      | Output Disable | L   | Н      | н    | VPPHI   | High-Z   | Active         |
| PROGRAM      | Read           | L.  | Н      | L    | VPPH    | TUOG     | Active         |
|              | Write          | L   | L      | Н    | Vppt-ii | DIN      | Active         |

| R      | ECOMMENDED OPE        | RATII | NG R | ANGE <sup>1</sup>    |      |
|--------|-----------------------|-------|------|----------------------|------|
| Symbol | Characteristic        |       | Typ. |                      | Unit |
| VDD    | Supply Voltage        | 4.5   | 5.0  | 5.5                  | V    |
| VPP    | Programming Voltage 2 | 12.0  | 12.5 | 13.0                 | V    |
| VIL    | Input LOW Voltage     | -0.33 |      | 0.8                  | V    |
| ViH    | Input HIGH Voltage    | 2.2   |      | V <sub>DD</sub> +1.0 | V    |
| TA     | Operating Temp.       | -55   | +25  |                      | °C   |

| С                | <b>CAPACITANCE</b> 5: T <sub>A</sub> = 25°C, F = 1.0MHz |      |      |                        |  |  |  |  |  |  |
|------------------|---|------|------|------------------------|--|--|--|--|--|--|
| Symbol           | Parameter   | Max. | Unit | Condition              |  |  |  |  |  |  |
| CADR             | Address Input   | 20   |      |                        |  |  |  |  |  |  |
| CCE              | Chip Enable   | 15   |      |                        |  |  |  |  |  |  |
| CWE              | Write Enable  | 20   | pF   | V <sub>1N</sub> 3 - 0V |  |  |  |  |  |  |
| COE              | Output Enable   | 20   | •    |                        |  |  |  |  |  |  |
| C <sub>I/O</sub> | Data Input/Output                                       | 15   |      |                        |  |  |  |  |  |  |

| TSTC Storage Temperature -65 to +150 °C  TBIAS Temperature Under Bias -55 to +125 °C  VI/O Input/Output Voltage 1 -0.6 to +7.0 3 V |   |                           |      |  |  |  |
|--|---|---------------------------|------|--|--|--|
| Symbol   |   |                           | Unit |  |  |  |
| Tstc   | Storage Temperature                                     | -65 to +150               | °C   |  |  |  |
| TBIAS  | Temperature Under Bias                                  | -55 to +125               | •c   |  |  |  |
| Vi/O   | Input/Output Voltage 1                                  | -0.6 to +7.0 <sup>3</sup> | tv   |  |  |  |
| V <sub>PP</sub>  | VPP Supply Voltage <sup>1</sup><br>During Erase/Program | -0.6 to +14.0             | V    |  |  |  |
| VDD  | Supply Voltage 1  | -0.6 to +7.0              | V    |  |  |  |

| DC OUTPUT CHARACTERISTICS |              |             |      |      |      |  |  |  |  |  |  |
|---------------------------|--------------|-------------|------|------|------|--|--|--|--|--|--|
| Symbol                    | Parameter    | Conditions  | Min. | Max. | Unit |  |  |  |  |  |  |
| Vон                       | HIGH Voltage | Іон− -400µА | 2.4  | -    | V    |  |  |  |  |  |  |
| Vol                       | LOW Voltage  | lot=2.1mA   | -    | 0.45 | V    |  |  |  |  |  |  |

| Symbol           | Characteristics                       | Test Conditions  |     | TYP.  | Lin  | nils |           |
|------------------|---------------------------------------|--|-----|-------|------|------|-----------|
| <u> </u>         |                                       |  | -   | (°) f | Min. | Max. | Uni       |
| lın              | Input Leakage Current                 | V <sub>IN</sub> = 0V to V <sub>DD</sub>  |     |       | -4   | +4   | μА        |
| lout             | Output<br>Leakage Current             | V <sub>I/O</sub> = 0V to V <sub>DO</sub><br>CE or OE = V <sub>IH</sub> , or WE = V <sub>II</sub> |     |       | -2   | +2   | μА        |
| lcc1             | Active                                | CEO = VIL, CE1 = VIH or CE1 = VIL, CEO = VIH   | x8  | 7     |      | 16   |           |
|                  | Supply Current                        | Vin = Vil. or Vin, fout = 0mA, f = 0MHz  | x16 | 15    |      | 35   | mA        |
| lcc₂             | Operating                             | CEO = VIL, CE1 = VIH or CE1 = VIL, CEO = VIH   | ×8  | 25    |      | 50   |           |
|                  | Supply Current                        | VIN = VIL OF VIH, IOUT = 0mA, f = 8MHz   | ×16 | 50    |      | 100  | mA.       |
| Icc3             | $V_{DD}$                              |  | x8  | 3     |      | 20   |           |
|                  | Programming Current                   | Programming in Progress  | ×16 | 5     |      | 40   | mΑ        |
| ICC4             | V <sub>DD</sub>                       |  | x8  | 15    |      | 45   |           |
|                  | Erase Current                         | Erasure in Progress  | x16 | 20    |      | 80   | mA.       |
| Isaı             | Standby Current (TTL)                 | CE - VIH   |     |       |      | 2    | mA        |
| I <sub>SB2</sub> | Full Standby Supply<br>Current (CMOS) | CE = V <sub>DO</sub> -0.2V   |     |       |      | 400  | <u>μΑ</u> |
| IPPS             | Vrp Leakage Current                   | Vpp = VppLO  |     |       |      | 40   | μА        |
| lpp1             | Vpp Read Current                      | Vpp ≈ Vpp+ii   |     | -     |      | 2.5  | mΑ        |
| IPP2             | Vpp                                   | Vpp = VppHi,   | x8  | 5     |      | 35   | - III/    |
|                  | Programming Current                   | Programming in Progress  | x16 | 8     |      | 60   | mΑ        |
| lee3             | Vpp                                   | Vpp - VppHi,   | x8  | 35    |      | 80   |           |
|                  | Erase Current                         | Erasure in Progress  | x16 | 70    |      | 160  | mΑ        |

Typical measurements made at +25°C, Cycle = min., VDO = 5.0V.


Figure 1. Output Load


| AC TEST CONDI                                   | ITIONS        |
|---|---------------|
| Input Pulse Levels                              | 0V to 3.0V    |
| Input Pulse Rise and Fall Times                 | 5ns           |
| Input and Output<br>Timing Reference Levels     | 1.5V          |
| Output Timing<br>Reference Levels During Verify | 0.8V and 2.4V |


|      | OUTPUT LOAD |                     |  |  |  |  |  |  |  |  |
|------|-------------|---------------------|--|--|--|--|--|--|--|--|
| Load | CŁ          | Parameters Measured |  |  |  |  |  |  |  |  |
| 1    | 100 pF      | except tor          |  |  |  |  |  |  |  |  |
| 2    | 30 pF       | tor                 |  |  |  |  |  |  |  |  |


|             | AC O         | PERATING CONDITIONS AND CHARAC          | TERISTI | CS - I | REAL | CYO  | CLE: | Over | ope  | ratin | g ran | ges  |      |
|-------------|--------------|---|---------|--------|------|------|------|------|------|-------|-------|------|------|
| No.         | Symbol       | Parameter                               | -1      | -120   |      | -150 |      | 70   | -200 |       | -250  |      | Unit |
| TVO. Symbol | - I arameter | Min.                                    | Max.    | Min.   | Max. | Min. | Max. | Min. | Max. | Min.  | Max.  | Oint |      |
| 1           | <b>I</b> CE  | Chip Enable Access Time                 |         | 120    |      | 150  |      | 170  |      | 200   |       | 250  | ns   |
| 2           | tacc         | Address Access Time                     |         | 120    |      | 150  |      | 170  |      | 200   |       | 250  | ns   |
| 3           | loe          | Output Enabe Access Time                |         | 60     |      | 70   |      | 75   |      | 80    |       | 90   | ns   |
| 4           | tor          | Output Disable to Output in HIGH-Z 5, 6 | 0       | 40     | 0    | 50   | 0    | 55   |      | 60    |       | 70   | ns   |
| 5           | toH          | Output Hold from Address Change         | 5       |        | 5    | 1    | 5    |      | 5    |       | 5     |      | ns   |


|     | AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges |  |      |      |      |      |      |      |      |      |      | ges  |      |
|-----|--|--|------|------|------|------|------|------|------|------|------|------|------|
| No. | Symbol   | Parameter  |      | 20   |      | 50   | -170 |      |      | 200  | -2   | 50   | Unit |
|     |  |  | Min. | Max. | 0    |
| 6   | tcwc   | Write Cycle Time                                       | 120  |      | 150  |      | 170  |      | 200  |      | 250  |      | ns   |
| 7   | tas  | Address Setup Time                                     | 0    |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 8   | t <sub>AH</sub>  | Address Hold Time                                      | 60   |      | 60   |      | 60   |      | 60   |      | 60   |      | ns   |
| 9   | tos  | Data Setup Time  | 50   |      | 50   |      | 50   |      | 50   |      | 50   |      | ns   |
| 10  | tон  | Data Hold Time   | 10   |      | 10   |      | 10   |      | 10   |      | 10   |      | ns   |
| 11  | tces   | Chip Enable Setup Time                                 | 0    |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 12  | tceh   | Chip Enable Hold Time                                  | 15   |      | 15   |      | 15   |      | 15   |      | 15   |      | ns   |
| 13  | IVPS   | V <sub>PP</sub> Setup Time <sup>7, 8</sup>             | 100  |      | 100  |      | 100  |      | 100  |      | 100  |      | ns   |
| 14  | LVPH   | V <sub>PP</sub> Hold Time <sup>7, 8</sup>              | 100  |      | 100  |      | 100  |      | 100  |      | 100  |      | ns   |
| 15  | twep   | Write Enable Pulse Width                               | 70   |      | 70   |      | 80   |      | 80   |      | 90   |      | ns   |
| 16  | twen   | Write Enable Pulse Width HIGH Time                     | 20   |      | 20   |      | 20   |      | 20   |      | 20   |      | ns   |
| 17  | t <sub>OEWS</sub>  | Output Enable Setup Time before<br>Command Programming | 0    |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 18  | LOERS  | Output Enable Setup Time before Verify                 | 6    |      | 6    |      | 6    |      | 6    |      | 6    |      | μs   |
| 19  | IVA  | Verify Access Time                                     |      | 120  |      | 150  |      | 170  |      | 200  |      | 250  | ns   |
| 20  | LOEPS  | Output Enable Setup Time before Status Polling         | 20   |      | 20   |      | 20   |      | 20   |      | 20   |      | ns   |
| 21  | ESPA   | Status Polling Access Time                             |      | 120  | ]    | 150  |      | 170  |      | 200  |      | 250  | ns   |
| 22  | <b>t</b> ₽₽₩   | Standby Time before Programming                        | 25   |      | 25   |      | 25   |      | 25   |      | 25   |      | μs   |
| 23  | ter  | Standby Time in Erase                                  | 11   |      | 11   |      | 11   |      | 11   |      | 11   |      | ms   |
| 24  | <b>t</b> AET   | Total Erase Time in Autoerase 9                        | 0.5  | 30   | 0.5  | 30   | 0.5  | 30   | 0.5  | 30   | 0.5  | 30   | S    |














#### **NOTES:**


- 1. All voltages are with respect to Vss.
- 2. When operating device at temperatures less than 0°C (-55°C to 0°C), Vpp must be 7.4 Vdc above Vpp durring Program/Erase functions.
- 3. -2.0V min. for pulse width less than 20ns (VIL min. = -0.6V at DC level).
- 4. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. This parameter is guaranteed and not 100% tested.
- 6. Transition is measured at the point of ±500mV from steady state voltage.
- 7. VCC must be applied before VPP and removed after VPP.
- 8. Vpp must not exceed 14V, including overshoot.
- 9. The total erase times shown are for one (1) 128Kx8 device, to erase the entire module would be 2x the times shown.




30A076-03 REV. A









# Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772