

TEA2128

COLOR TV SCANNING AND POWER SUPPLY PROCESSOR

ADVANCE DATA

DEFLECTION

- AUTOMATIC VCR MODE RECOGNITION FOR TIME CONSTANT SWITCHING
- VIDEO IDENTIFICATION CIRCUIT
- DEFLECTION 500kHz RESONATOR OSCIL-LATOR
- NO LINE AND FRAME OSCILLATOR ADJUSTMENT
- DUAL PLL FOR LINE DEFLECTION
- SUPER SANDCASTLE OUTPUT
- INTERNAL SYNCHRO INHIBITION FOR OSD MODE
- AUTOMATIC 50Hz/60Hz STANDARD IDENTI-FICATION
- EXCELLENT INTERLACING CONTROL
- FRAME SAFETY INPUT
- FRAME SAWTOOTH GENERATOR

S.M.P.S. CONTROL


- ERROR AMPLIFIER AND PHASE MODULA-TOR
- SYNCHRONIZATION WITH HORIZONTAL DEFLECTION
- START UP PROCESSOR
- MASTER/SLAVE CONCEPT FACILITIES

DESCRIPTION

The TEA2128 is a complete (horizontal and vertical) deflection processor with secondary to primary S.M.P.S. control for color TV sets.


SHRINK24 (Plastic Package) ORDER CODE: TEA2128

PIN CONNECTIONS



December 1992 1/8

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	13.5	V
I ₁₁	Output Current	80	mA
l ₂₀	Input Current	40	mA
l ₂₂	Input Current	± 5	mA
Тамв	Operating Ambient Temperature	0,70	°C

2128-02.TBL 21

THERMAL DATA

Symbol	Parameter	Value	Unit	
R _{th(j-a)}	Junction-ambient Thermal Resistance	60	°C/W	1

ELECTRICAL CHARACTERISTICS ($T_{AMB} = 25^{\circ}C$; $V_{CC} = 12V$; Pulse duration 50% of the amplitude)

Symbol			Pins Test conditions		Тур.	Max.	Unit
	Supply Voltage	13			12		٧
	Supply Current	13	Without load in Pins 11, 16, 21, 24		30		mΑ
VIDEO IN	PUT						
	Video Signal Amplitude	4	Z source < 200Ω	0.2	1	3	V_{PP}
	Push out Current	4	During the synch. pulse		- 30		μΑ
	Pull in Current	4	During the line		5		μΑ
50% SYN	CH. PULSE CLAMP						
	Push out Current	3	During the synch. pulse		- 350	-900	μΑ
	Pull in Current	3	During the line		25		μΑ
φ 1 AND ¢	3 COMPARATOR			•			
	Short Time Output Current	7 - 8	Identification high		± 1.5		mA
	Long Time Output Current	7 - 8	Identification high		± 0.5		mA
vco		•					
	Catching Range	2	Ceramic CSB 503B, R _{SERIAL} = 470Ω	15		16.3	kHz
	Transfer Characteristic		ΔF Pin 20/ΔV Pin 8		2		kHz/
	Free Running Frequency		Without video signal		15.6		kHz
VIDEO ID	ENTIFICATION AND STAND	ARD O	UTPUT				
	No video on Pin 4	16	I ₁₆ = 3mA		0	500	mV
	60Hz video	16	I ₁₆ = 3mA	5.7	6	6.3	V
	50Hz video	16	$I_{16} = 10\mu A$	10.5	11		V
VIDEO ID	ENTIFICATION AND O.S.D.	CONTR	ROL				
	Identification Time	14			2		μs
	Output Current		 2μs pulse within the synchro pulse 2μs pulse outside the synchro pulse 	-135 65	-160 80	-185 95	μΑ
	Identification Threshold				4.6		V
	OSD Switching Threshold		lower than			1	٧
REFERE	NCE VOLTAGE						
	Output voltage	6	I ₆ = 0		V _{CC} /2		V
	Output impedance		$\Delta I_6 = \pm 50 \mu A$		600		Ω
	Max output current					200	μΑ
AUTO VC	R SWITCH						
	Switching threshold /V ₆	7	• With no noise on the video ($V_5 \le 6V$) • With noise on video	± 0.28		± 0.32	V
			$(6V < V_5 < 7.3V)$ St* = 0.69 V ₅ - 3.85		St*		V

ELECTRICAL CHARACTERISTICS (continued)

 $(T_{AMB} = 25^{\circ}C; V_{CC} = 12V; Pulse duration 50% of the amplitude)$

Symbol	Parameter	Pins	Test conditions	Min.	Тур.	Max.	Unit
NOISE G	ATE						
	Measure sampling time	5	On the synch. pulse bottom		2		μs
	Max. push out current		Max. noise		350		μA
	VCR switch inhibition threshold				7.3		V
	Measure bandwidth (-3dB)			700		2000	kHz
	Short time constant manual switching threshold		Active under threshold	4.5	5	5.5	V
	Long time constant		From lower to higher voltage	6.9	7.3	7.6	V
	Manual switching threshold		From higher to lower voltage	6.8	7.2	7.5	V
φ 2 COMF	PARATOR (Pin 14)						
	Output current		During line flyback		± 600		μА
	Delay between \$\phi\$ 2 falling edge and the middle video sync. pulse	23 -4	F _{VCO} = 500 kHz		2.8		μs
LINE MOI	NOSTABLE						
	Charge current	19	Line output high		- 67		μА
	Discharge current	19	Line output low		120		μA
	Flip-Flop threshold	19	Falling edge on the line output		1.3		V
LINE OUT	rput				•		
	Low level	20	I ₂₀ = 20 mA			1	Ιv
	Pulse duration		$R_{18} = 3.32 k\Omega$, $C_{19} = 1.5 nF$	27.5	29	30.5	μs
	φ 2 adjustment range	20	Controlled by V ₂₃ compared with video signal		16		μs
LINE SAV	v-tooth	•			•		
	Charge Current	17	$R_{18} = 3.32 \text{ k}\Omega$		- 180		μА
	Discharge Current	17			7		mA
	Discharge Duration		Controlled by logic VCO 500kHz		6.5		μs
LINE FLY	BACK INPUT	•			•		
	Blanking Line Threshold	22		0.38	0.4	0.42	Ιv
	φ 2 Loop Threshold and Line Output Inhibition	20		2.85	3	3.15	V
	Input Current		- 0.4V < V ₂₂ < 0.4V 0.4V < V ₂₂ < 3V 3V < V ₂₂		-10 - 5	- 1	μΑ μΑ μΑ
SUPER S	ANDCASTLE GENERATOR				•		
	Burst Level	21	$R_L = 2.2 \text{ k}\Omega$ to ground	9			V
	Line Blanking	21		4	4.5	5	V
	Frame Blanking	21		2	2.5	3	V
	Delay between the midde of the video sync. pulse and the rising edge of the burst (t ₁)	21			2.8		μs
			t1				

ELECTRICAL CHARACTERISTICS (continued)

 $(T_{AMB} = 25^{\circ}C; V_{CC} = 12V; Pulse duration 50% of the amplitude)$

Symbol	Parameter	Pins	Test conditions	Min.	Тур.	Max.	Unit
SUPER S	ANDCASTLE GENERATOR (co	ntinued)					
	Burst Pulse Duration	21 21	●50Hz		4.4		μs
	ļ., <u>5 5</u>		●60Hz		3.9		μs
	Line Blanking Duration	uration 22 Fixed by flyback Signal pin 22					
	Frame Blanking Duration	21	Fixed by the logic		21		Line
FRAME S	AW-TOOTH GENERATOR						
	Low DC Voltage	24			1.3		V
	Discharge Current	1		15		60	mA
	60Hz Internal	1			8		μΑ
FRAME L	OGIC SYNCH.						
	Free Running Period	1-24	Without video signal		315		Line
	Synchronization Windows		Identification low Identification 50Hz high Identification 60Hz high VCR mode	247 309 247 247		361 315 277 361	Line Line Line Line
FRAME S	AFETY INPUT						
	Switching Threshold	15	Actived without negative pulse during frame blanking time.		1.3		V
	Output current			40	50	67	μΑ
S.M.P.S.							
	Input Current	10	V _{Pin 10} = V _{REF}			2	μΑ
	Transfer Characteristic		Δt _{Pin 11} / ΔV _{Pin 10}		1.9		μs/μV
ton (max.)		11			28		μs
ton (min.)		11			1		μs
	High Level Voltage	11	$R_{load}/GND = 500\Omega$	9			V
SOFT-ST	ART						
	V _{CC} Starting Voltage for Line and S.M.P.S.	13	V _{CC} rising		7	7.4	V
	Switch-off Voltage For Line and S.M.P.S. Output	13	V _{CC} decreasing		6.5		V
	Discharge Current	9	Before soft start period, V _{CC} > 7V V _{Pin 9} > V _{max. Pin 17} During soft start period, V _{CC} > 7V		60 2.3		μA μA
			V _{Pin 9} < V _{max. Pin 17}				
CURREN	T REFERENCE						
	V ₁₈ Voltage	18	$R_{18} = 3.32 \text{ k}\Omega (1\%)$	1.21	1.3	1.39	V
	Temperature Shift	18	$\Delta T = 80^{\circ}C$			± 1	%

GENERAL DESCRIPTION

Introduction

This integrated circuit uses high density I2L bipolar technology and combines analog signal processing with digital processing.

Timing signals are obtained from a voltage-controlled oscillator (VCO) operating at 500kHz by means of a cheap ceramic resonator. This avoid the frequency adjustment normally required with line and frame oscillators.

A chain of dividers and appropriate logic circuitry produces very accurate defined sampling pulses and the necessary timing signals.

Internal Functions

- Horizontal scanning processor
- Frame scanning processor
- B class frame output stage using an external power amplifier with flyback generator
- Line and frame synchronization separation
- Dual phase-locked loop horizontal scanning



- High performance frame and line synchronization with interlacing control.
- Supersandcastlegenerator
- Automatic 50Hz / 60Hz standard identification
- Frame saw-tooth generator
- Video identification circuit
- Very steady free running mode of the line and frame oscillator in OSD mode. This allows on screen display without phase Jitter in research mode of the tuner
- Automatic VCR mode recognition for time constant switching
- Switching mode regulated supply comprising error amplifier and phase modulator. This allowed a secondary switch mode power regulation with a master slave concept and provides active standby facilities
- Line and S.M.P.S. start-up processor
- Frame safety input

WORKING DESCRIPTION

Synchronization Separator

Line synchronization separator is clamped to black level of input video signal with synchronization pulse bottom level measurement.

The synchronization pulses are divided centrally between the black level and the synchronization pulse bottom level, to improve performance on video signal in noise conditions.

Frame Synchronization

Frame synchronization is fully integrated (no external capacitor required).

The frame timing identification logic permits automatic adaptation to 50-60Hz standards or non-interlaced video.

An automatic synchronization window width system provides:

- Fast frame capture (7.3ms wide window)
- Good noise immunity (0.4ms narrow window)

The internal generator starts the discharge of the sawtooth generator capacitor, so that it is not disturbed by line flyback effects.

Thanks to the logic control, the beginning of the charge phase does not depend on any disturbing effect of the line flyback. A 32µs timing is automatically applied on standardized transmissions for perfect interlacing.

In VCR mode, the discharge time is controlled by an internal monostable independent of the line frequency and gives a direct frame synchronization.

Horizontal Scanning

The horizontal scanning frequency is obtained from the 500kHz VCO.

The circuit uses two PLL:

- The first one controls the frequency
- The second one controls the relative phase of the synchronization and the line flyback signals.

The output pulse has a constant duration of $29\mu s$, independent of V_{CC} and of any delay in switching-off the scanning transistor.

Supersandcastle Generator

This output delivers a 3 level synchronization signal:

- Burst level
- Line blanking level
- Frame blanking level

In the event of vertical scanning failure, the frame blanking level goes high to protect the tube.

Frame Scanning

The current to charge the frame sawtooth generator is automatically switched to 60Hz operation to maintain constant amplitude.

Automatic VCR Mode Recognition for Time Constant Switching

- A third phase comparator is used to detect VCR signals and to switch the φ1 short time constant.
- A noise level measurement is realized on the video synchronization pulse to inhibit the short time constant if the noise level is superior to an adjustable threshold.
- VCR signals are detected if peak to peak signal on Pin 7 is superior to an internal threshold.

This threshold is depending on the noise level. So with a no noisy video signal, the auto VCR switch sensitivity is maximum, and it decreases when the noise increases.

- The sensitivity of the noise gate and the auto VCR switch is adjustable by external resistance.
- Long and short time constants can be selected manually by Pin 5.

Video Identification

The horizontal synchronization signal is sampled by a 2µs pulse within the synchronization pulse. The signal is integrated by an external capacitor.

Identification Output

The identification function provides three different levels:

- 0V: No video identification
- 6V: 60Hz video identification
- 12V: 50Hz video identification



This information may be used for timing research in the case of frequency or voltage synthetizer type receivers and for audio muting.

O.S.D. Mode

The O.S.D. (On Screen Display) function is available when Pin 14 is switch to ground. This function fixes line and frame frequencies to standard deflection frequencies ($f_H = 15.6 kHz$, $f_V = 50 Hz$) and inhibits $\Phi 1$ PLL. This allows to have a stable text display when no signal is coming from antenna.

Switch Mode Power Supply Secondary to Primary Regulation

This power supply uses a differential error amplifier with an internal reference voltage of 1.3V and a phase modulator operating at the line frequency. The power transistor is turned-off during the line retrace by the falling edge of the horizontal sawtooth.

The maximum conduction angle may be monitored by forcing a voltage at Pin 9. This pin can also be used for current limitation.

The output pulse is sent to the primary IC (TEA2260/61 via a low cost synchro transformer).

S.M.P.S. Start-up Processor

The "soft-start" device imposes a very small conduction angle on starting-up. This angle progressively increases to its nominal regulation value.


On starting-up the horizontal scanning function comes into operation at $V_{CC} = 7V$. The power supply then comes into operation progressively.

Frame Blanking Safety Input (Pin 15)

The frame blanking safety checks the normal frame scanning. In the event of vertical scanning failure, the frame blanking level goes high to protect the CRT.

PACKAGE MECHANICAL DATA

24 PINS - PLASTIC SHRINK DIP



Dimensions	Millimeters			Inches			
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α		3.3			0.130		
a1	0.51			0.020			
b	0.35		0.59	0.014		0.023	
b1	0.2		0.36	0.008		0.014	
b2	0.75		1.42	0.030		0.056	
b3	0.75			0.030			
D			23.11			0.910	
E	7.95		9.73	0.313		0.383	
е		1.778			0.070		
e3		19.558			0.770		
e4		7.62			0.300		
F			6.86			0270	
i			5.08			0.200	
L	2.54			0.100			

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

SDIP24.TBL

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I^2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I^2C Patent. Rights to use these components in a I^2C system, is granted provided that the system conforms to the I^2C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.