

HG29 Series

Bi-CMOS Gate Array

HITACHI

Mar.1992

Description

The HG29 series is the master sliced TTL level interface gate array using Hi-BiCMOS technology of super high speed and the low power dissipation. The HG29 series consists of the HG29A32 of 3,210 logic gates as fast as 0.45 ns at F.O. = 2, Al = 2 mm and the HG29M100 having 10,125 basic gates and a 4 k bits 3-port SRAM of variable bit-word configuration and fast access time, 10 ns (typ.). Both masters provide high speed input buffers of 0.7 ns, schmitt input buffers and high drive output buffers with an I_{OL} current capability of 24 mA. This means that the HG29 series is best suitable for applications requiring high-speed and high driving ability such as general purpose computers, work-stations and image processing systems. Especially, the HG29M100 can afford an LSI providing cash memories for testers, high-speed register files and the peripheral logics. Since device design is fully supported by a wide range of design automation (DA) tools and Hitachi's unique auto-diagnosis is available in HG29M100, high-quality customized LSIs can be developed in quick turn-around times.

Features

- Super high speed
 - Internal gate: 0.45 ns (typ.) at F.O. = 2, Al = 2 mm
 - Input buffer: 0.7 ns (typ.) at F.O. = 2, Al = 2 mm
 - Output buffer: 2.0 ns (typ.) at CL = 15 pF, 2.5 ns (typ.) at $C_L = 50 \text{ pF}$
 - RAM t_{AA}^{*1} : 10 ns (typ.)
 - Low power dissipation
 - Internal gate: 0.24 mW (typ.) at 10 MHz
 - Input buffer: 2.0 mW (typ.) at 10 MHz
- Output buffer: 5.5 mW (typ.) at $C_L = 15 \text{ pF}$, 10 MHz
 - RAM: 100 mW (typ.) at 10 MHz
 - Enhanced input/output functions
 - Schmitt-trigger input buffers
 - Selectable totem-pole, open-collector, or three-state outputs
 - Output buffer can construct logic functions
 - ... save gates and gate stages
 - Selectable I_{OL} current drives of 12 mA or 24 mA. A 48 mA of I_{OL} buffer can be constructed by two output buffers.
 - Simultaneously switching outputs
 - Max 24 outputs for HG29A32 and max 96 outputs for HG29M100 under the standard power supplies.
 - Built-in RAM^{*1}
 - 3-port (2 read, 1 write)
 - Variable bit-word construction
 - 9 bits × 512 words
 - 18 bits × 256 words
 - 36 bits × 128 words
 - Partial-write by each byte (9 bits)
 - Auto-diagnosis function^{*1}
 - Diagnosis test patterns are automatically generated by the DA system.
 - High speed macrocells for the diagnosis are constructed.
 - Powerful design support
 - Design support by Design Center
 - Support for EWS (Mentor, Daisy, Valid) interface

Note: 1. HG29M100 only



HG29 Series

Product Line Up

Series	HG29A32	HG29M100
Internal gate count (equivalent to 2 inputs NAND)	3,210 gates	10,125 gates
I/O buffers	102 pins	220 pins
Enhanced I/O	Schmitt-trigger input buffer $I_{OL} = 24 \text{ mA}$ output buffer $I_{OL} = 48 \text{ mA}$ output buffer ^{*1}	For all input buffers For all output buffers For all output buffers
SRAM	—	Variable bit-word configuration { 9 bits × 512 words 18 bits × 256 words 36 bits × 128 words 3-port, partial-write
Package (figures in parentheses are usable I/O pin count)	FPG132 QFP136 PGA120 PGA257	Available (102) Available (102) Available (102) —
Power pin count (standard spec)	4 V _{CC} 6 GND	14 V _{CC} 22 GND

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings	Unit
Supply voltage	V _{CC}	0 to +7.0	V
Input voltage	V _I	-0.6 to +5.5	V
Output voltage	V _O	-0.6 to +5.5	V
Storage temperature	T _{STG}	-65 to +150	°C

HG29 Series

Recommended Operating Conditions

Item		Symbol	Min	Typ	Max	Unit
Supply voltage		V _{CC}	4.75	5.0	5.25	V
Output current	I _{OL} = 12 mA buffer	I _{OH}	—	—	-400	μA
	I _{OL} = 24 mA buffer				-15	mA
	I _{OL} = 12 mA buffer	I _{OL}	—	—	12	mA
	I _{OL} = 24 mA buffer				24	mA
Operating temperature		T _{opr}	0	25	70	°C

Terminal Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Min	Typ	Max	Unit
Terminal capacitance	C _T	—	—	10	pF

Note: This parameter is a sampled value and is not measured for all devices.

Electrical Characteristics

DC Characteristics (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Input voltage	V _{IH}	2.2	—	—	V	V _{CC} = 4.75 to 5.25 V
	V _{IL}	—	—	0.8		V _{CC} = 4.75 to 5.25 V
	V _{T⁺} ^{*1}	—	1.6	2.2		V _{CC} = 5 V
	V _{T⁻} ^{*1}	0.5	0.7	—		V _{CC} = 5 V
	ΔV _T ^{*1}	0.4	0.9	—		V _{CC} = 5 V
Input clamp voltage	V _I	—	—	-1.5	V	V _{CC} = 4.75 V, I _{IN} = -18mA
Output voltage	I _{OL} = 12 mA buffer	V _{OH}	2.7	—	—	V _{CC} = 4.75 V, I _{OH} = -0.4mA
	I _{OL} = 24 mA buffer		2.0			V _{CC} = 4.75 V, I _{OH} = -15mA
	I _{OL} = 48 mA buffer ^{*2}		2.0			V _{CC} = 4.75 V, I _{OH} = -30mA
	I _{OL} = 12 mA buffer	V _{OL}	—	—	0.5	V _{CC} = 4.75 V, I _{OL} = 12 mA
	I _{OL} = 24 mA buffer			0.5		V _{CC} = 4.75 V, I _{OL} = 24 mA
	I _{OL} = 48 mA buffer ^{*2}			0.5		V _{CC} = 4.75 V, I _{OL} = 48 mA

HG29 Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$) (cont)


Item	Symbol	Min	Typ	Max	Unit	Test conditions
Input current	I_I	—	—	1	mA	$V_{CC} = 5.25 \text{ V}, V_I = 5.5 \text{ V}$
	I_{IH}	—	—	20	μA	$V_{CC} = 5.25 \text{ V}, V_I = 2.7 \text{ V}$
	I_{IL}	—	—	-400	μA	$V_{CC} = 5.25 \text{ V}, V_I = 0.4 \text{ V}$
Output current	I_{OH}^{*3}	—	—	100	μA	$V_{CC} = 5.25 \text{ V}, V_{OH} = 5.5 \text{ V}$
Output short-circuit current	$I_{OL} = 12 \text{ mA buffer}$	I_{OS}	-40	—	-140	mA
	$I_{OL} = 24 \text{ mA buffer}$		-40	—	-140	$V_{CC} = 5.25 \text{ V}$
	$I_{OL} = 48 \text{ mA buffer}^{*2}$		-80	—	-280	$V_{CC} = 5.25 \text{ V}$
Off-state output current	I_{OZH}^{*4}	—	—	20	μA	$V_{CC} = 5.25 \text{ V}, V_O = 2.7 \text{ V}$
	I_{OZL}^{*4}	—	—	-20		$V_{CC} = 5.25 \text{ V}, V_O = 0.4 \text{ V}$
Supply current	I_{CC}	—	⁵	typ $\times 1.5$	mA	$V_{CC} = 5.25 \text{ V}$

- Notes:
- Applies to schmitt input buffer
 - Using double-buffer technology
 - Applies to open-collector output buffer
 - Applies to three-state output buffer
 - Depends on the gate count


AC Characteristics ($V_{CC} = 4.75$ to 5.25 V , $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test	
						Circuit	Test conditions
Internal Gate Delay Time	t_{pd}	—	0.45	0.90	ns	—	F.O. = 2, Al = 2 mm
Input Buffer Delay Time	t_{pd}	—	0.7	1.4		—	F.O. = 2, Al = 2 mm
Output Buffer Delay Time	t_{pd}	—	1.9	3.8		1	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$
Three-state Totem-pole	Normal input	t_{pd}	—	2.8	5.6	2	
	L, H to Z	t_{PLZ}, t_{PHZ}	—	5.8	11.6		
	Z, to L, H	t_{PZL}, t_{PZH}	—	4.0	8.0		
Open-collector	t_{pd}	—	7.1	14.2		3	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$

Test circuits




Input/output Waveforms



HG29 Series


RAM Characteristics (Applies to HG29M100 only)



Specifications


	Parameter	Symbol	Min	Max	Unit
Write mode	Address setup time	t_{AS}	9	—	ns
	Write pulse width	t_{WP}	4	—	
	Address hold time	t_{WR}	7	—	
	Data setup time	t_{DW}	5	—	
	Data hold time	t_{DH}	7	—	
Read Mode	Address access time	t_{AA}	—	20	
	Data valid time	t_{OH}	0	—	

(Note) The above timing & spec are those of between terminals of a RAM cell, as well as another macrocell.



Built-in RAM

The HG29M100 has a 3-port RAM as shown in right on a chip. Since the READ port and the WRITE port are independently structured, it's possible to READ and WRITE in a cycle with the timing in page 5. The bit-word structure is variable and the following three types are selectable.



Macrocell Name	RAM09	RAM18	RAM36	
Bits × Words	9 bits × 512 words	18 bits × 256 words	36 bits × 128 words	
Total Bits	4,608 bits	4,608 bits	4,608 bits	
Cell Structure				
	9 bits 512 words	18 bits 256 words	36 bits 128 words	
Terminal Counts	Address Data Write-enable	9 terminals × 3 = 27 9 terminals × 3 = 27 1 terminal	8 terminals × 3 = 24 18 terminals × 3 = 54 2 terminals	7 terminals × 3 = 21 36 terminals × 3 = 108 4 terminals
Remarks	—	Partial-write available	Partial-write available	

HG29 Series

Allowable Package Power Dissipation

To guarantee operating characteristics, the device power dissipation must be less than the specified rated value. The table below gives the maximum allowable power dissipation ratings for device packages used in the HG29 series. These values may vary depending on supply voltage, ambient temperature, and cooling conditions. In the event of the LSI power dissipation exceeding the stipulated values, please contact Hitachi for remedial consultation.

HG29 Series Package Maximum Allowable Power Dissipation

Wind Speed (m/s)		No wind	1	2	3	5
Maximum allowable power dissipation (mW)	HG29A32	FPG-132	1,800	2,400	2,700	2,900
		QFP-136	1,280	1,570	1,830	2,030
		PGA-120	2,100	2,600	3,000	3,250
	HG29M100	PGA-257	2,550	3,500	4,050	4,450
						4,750

Development Flow

Customer-manufacturer interfacing can be carried out via the following standard methods.

Logic-Schematic Interface (Figure 1)

In this method of interfacing, the customer provides the logic schematics and test pattern vectors in Hitachi-readable format. The user-defined design data is input to a workstation capable of generating a schematic output, which is then used to inspect and verify logic circuitry. A logic simulator and timing checker are used to check device operation, supported by a fault simulator that searches out undetectable faults. The next step is the automatic placement and routing of the logic, followed by verification of critical path propagation delay times based on the results of the post-layout routing data. After the user-defined design has been confirmed error free, Hitachi prepares the photomasks and test magnetic tapes used to manufacture the working samples.

Since only the metal wiring need be implemented on the pre-prepared uncommitted wafer samples, device engineering samples can be developed in very quick turn around times. Once checked and verified against the user-defined test patterns, the finished samples are shipped to the user for approval.

Logic File Interface

In the logic file interfacing method, the customer performs various simulations on in-house EWS or simulators, or on Hitachi DA workstations, and then submits the completed logic file to one of Hitachi's design plazas (DESCs). After the device operation has been validated at the DA plaza, the tasks remaining are similar to those of the logic schematic interface, right up to shipment of the working samples to the customer.




Figure 1 Logic Diagrams Interface

HG29 Series

Power Dissipation Calculation

The power dissipation of an HG29 series gate array device is determined by used internal gates, input buffers, output buffers RAMs, load capacitance and operating frequency. Using the values defined in the macrocell library, the typical power dissipation is calculated as follows.

Internal Gate

Macro power dissipation = operating frequency (MHz) $\times (P_O + P_{\Delta C} \times C_L)$


Where the loading capacitance, C_L , calculated as the same way as delay time, is given by

$$C_L = \text{standard wiring capacitance}^{*1} \times \Sigma \text{FanOut} + 0.11 \times \Sigma LV$$

Note: 1. 0.19/Fan out for HG29A32

0.27/Fan out for HG29M100

Here, the operating frequency is the frequency at the output of each respective macro, and is given as twice the clock frequency.



Input Buffer

Macro power dissipation = $P_{DC} + \text{operating frequency (MHz)} \times (P_O + P_{\Delta C} \times C_L)$

Output Buffer

Macro power dissipation = $P_{DC} + \text{operating frequency (MHz)} \times (P_O + P_{\Delta C} \times C_L) + V_{OL} \times I_{OL} \times \text{Duty (L)} + (V_{CC} - V_{OH}) \times I_{OH} \times \text{Duty (H)}$

Where the Duty(L) and Duty(H) denote the percentage of output level being low and high respectively.

RAM (HG29M100 only)

RAM power dissipation = operating frequency (MHz) $\times (P_O + P_{\Delta C} \times C_L)$

The total power dissipation is given as sum of the dissipated power of each macro. The maximum value can be estimated 1.5 times of typical value roughly.

Delay Time Calculations

When designing logic circuitry, it is necessary to calculate signal propagation times through the circuit to verify that critical path delay times are within the desired values. The propagation delay time for the HG29 series is calculated using the following equations based on the t_{OLH} , t_{OHL} , R_{SLH} , R_{SHL} , and LV parameters as defined in the macrocell library.


$$t_{PLH} (\text{typ.}) = t_{OLH} + R_{SLH} \times (\sum C_i + \sum C_l)$$
$$t_{PHL} (\text{typ.}) = t_{OHL} + R_{SHL} \times (\sum C_i + \sum C_l)$$

Where, $\sum C_i$ ($\sum C_i = 0.11 \text{ pF} \times \Sigma LV$) is the total input capacitance, and $\sum C_l$ is the total wiring capacitance, calculated on the basis of 0.19 pF per fanout for HG29A32 or 0.27 pF per fanout for HG29M100. The DA software tools provided should be used to calculate the pre- and post-layout delay times. Figure 2 shows an example of a delay time calculation.

For AC characteristics, the following maximum and minimum values are guaranteed using the typical calculated values:

Maximum value = typical value $\times 2.0$

Minimum value = typical value $\times 0.5$



NA2 $t_{OLH} = 0.31$ ns, $t_{OHL} = 0.33$ ns

$R_{SLH} = 0.22$ k Ω , $R_{SHL} = 0.22$ k Ω

NA3 ($C_l = 0.11$ pF $\times 1$)

→ LV of NA3

FDRSO ($C_l = 0.11$ pF $\times 2$)

→ LV of FDRSO (CK terminal)

(HG29A32)

$$\text{Output rise time } t_{PLH} = 0.31 \text{ ns} + 0.22 \text{ k}\Omega \times \frac{(0.11 \text{ pF} \times (1+2) + 0.19 \text{ pF} \times 2)}{\Sigma C_l} = 0.47 \text{ ns}$$

$$\text{Output fall time } t_{PHL} = 0.33 \text{ ns} + 0.22 \text{ k}\Omega \times (0.11 \text{ pF} \times (1+2) + 0.19 \text{ pF} \times 2) = 0.49 \text{ ns}$$

(HG29M100)


$$\text{Output rise time } t_{PLH} = 0.31 \text{ ns} + 0.22 \text{ k}\Omega \times \frac{(0.11 \text{ pF} \times (1+2) + 0.27 \text{ pF} \times 2)}{\Sigma C_l} = 0.50 \text{ ns}$$

$$\text{Output fall time } t_{PHL} = 0.33 \text{ ns} + 0.22 \text{ k}\Omega \times (0.11 \text{ pF} \times (1+2) + 0.27 \text{ pF} \times 2) = 0.52 \text{ ns}$$


Figure 2 Delay Time Calculation

HG29 Series

Template Drawn Schematic (CLIF)




Computer-Generated Schematic (CLIF)




HG29 Series

Logic Schematic Entry

No.	Item	Rules																
1	Standard schematic drafting form	The standard A3 Hitachi schematic drafting form should be used as the circuit logic drawing medium																
2	Usable characters	<ol style="list-style-type: none"> A total of 38 alphanumeric characters, including the uppercase letters A–Z, numeric characters 0–9, and plus (+) and minus (–) signs, should be used in schematic naming conventions. Character heights should be 2 to 3 mm or larger. Care should be taken regarding the annotation of the more easily misinterpreted characters, indicated as follows: <table border="1"> <tr> <td>Alphanumeric</td> <td>D</td> <td>I</td> <td>J</td> <td>O</td> <td>U</td> <td>Z</td> <td>7</td> </tr> <tr> <td>Notation</td> <td>-D</td> <td>i</td> <td>j</td> <td>-O</td> <td>u</td> <td>-Z</td> <td>7</td> </tr> </table>	Alphanumeric	D	I	J	O	U	Z	7	Notation	-D	i	j	-O	u	-Z	7
Alphanumeric	D	I	J	O	U	Z	7											
Notation	-D	i	j	-O	u	-Z	7											
3	Logic symbols	<ol style="list-style-type: none"> Logic symbols should be drawn using the logic template provided by Hitachi. Each schematic logic symbol should include the following information, as required: <ol style="list-style-type: none"> Macro name (FDRS0, etc.) Terminal name (CK, D, PR, CL, etc.) Invert symbol (o) 																




3. Schematic logic symbols should be drawn by first aligning the template crosshairs with the drawing sheet coordinate intersections.




4. Logic symbols should be drawn with inputs to the left and outputs to the right. Signals should propagate in a left to right direction.

Table 3 Drawing Logic Diagrams (cont)


No.	Item	Rules
4	Signal and element naming conventions	<ol style="list-style-type: none"> 1. LSI input/output signal names must begin with an alphabetic letter, and not exceed 8 characters in length. 2. Similarly, element and internal signal names must begin with an alphabetic letter, and not exceed 14 characters in length. 3. Different naming conventions can be used for the element name and output signal name of a macrocell. The following naming conventions, however, make it easier in searching for signal names during fault simulations. <ol style="list-style-type: none"> a. For macrocells with only one output, the name of the element should be assigned to the output signal (see figure 1).



- b. For macrocells with two or more outputs, the element name with suffixed output name should be assigned to the output signal (see figure 2).



4. For macrocells not easily defined, the combined use of the logic symbol cell coordinates and schematic page number provide a convenient method of pinpointing the position of a symbol within a complex logic circuit schematic. In the example shown in figure 3, the logic symbol in the cell at schematic coordinates P2, C3 (that is, logic symbol at coordinate intersection C, 3 on Page 2), is assigned the element name C0302, and the output signal name C0302.





HG29 Series

Table 3 Drawing Logic Diagrams (cont)

No.	Item	Rules
5	Hierarchical design (UD macro)	<p>Logic blocks required for repeated use should be defined by the customer. These blocks are termed user-defined (UD) macros.</p> <ol style="list-style-type: none"> Names applicable to UD macro inputs and outputs should not exceed 4 characters in length. The signal names applicable to normal macros forming UD macros should be defined within a naming field of 14 characters, and element names defined within 10 characters. UD macro names should be defined within a naming field of 8 characters. The alphanumeric minus sign (-), however, must not be used in the UD naming definition. The width of a UD macro symbol is determined by the A-size designation marked on the template, and its height is drawn in proportion to the number of input or output lines (whichever is the greater) applicable to the logic function. <p>The UD macros described above can be used in exactly the same way as the standard logic primitives and macros defined in the Hitachi macrocell library. The deeper a macro is located within a hierarchically-structured block, the longer its signal names become. Therefore, it is recommended that element and signal names described within each hierarchical level be limited to 8 characters or less.</p> <p style="text-align: center;">Input terminal name (4 characters or less)</p> <p style="text-align: center;">UD macro name (8 characters or less)</p> <p style="text-align: center;">Output terminal name (4 characters or less)</p> <p style="text-align: center;">ADDER</p> <p style="text-align: center;">A B S C CO</p> <p style="text-align: center;">Element name (10 characters or less)</p> <p style="text-align: center;">Input terminal name (4 characters or less)</p> <p style="text-align: center;">Signal name of 9 UD macro (14 characters or less)</p> <p style="text-align: center;">Output terminal name (4 characters or less)</p> <p style="text-align: center;">AB AB S CO</p> <p style="text-align: center;">A B C S CO</p>

Table 3 Drawing Logic Diagrams (cont)

No.	Item	Rules
6	Signal lines	<ol style="list-style-type: none">1. LSI input and output signals should be represented using small graphical boxes, with the pin numbers defined in square brackets.2. The number of signals connecting a single node must not exceed three lines.  <p>Acceptable Acceptable Unacceptable</p>
7	Symbol placement	<ol style="list-style-type: none">1. Signal flow should propagate through the logic from left to right.2. The placement of logic symbols in columns 1 and 13, and row R (shaded areas) is prohibited.3. To guarantee a path for signal routing, avoid placing symbols in five or more consecutive rows.4. Placement of symbols that extend into row R is prohibited. 
8	Cross Reference	<ol style="list-style-type: none">1. If a signal line extends over two or more computer-generated logic schematics, the following information is automatically provided in the lower left of the schematic: 

HG29 Series

Test Patterns





Figure 4 Test Pattern Extract

Table 4 Test Pattern Descriptions

No.	Item	Rules	Example of Description
1	Partitioning test patterns	<p>Test patterns should be partitioned in accordance with the contents of the tests, and a unique name suitably assigned to each group. Note. Flip-flops should be initialized first in the group which enables the simulation to start at the beginning of each test group.</p>	<p>Note: Dividing test patterns into partitioned groups makes it easier to analyze any inconsistencies that may exist between the logic schematics and test patterns via the results of logic simulation.</p>
2	Entering test pattern names, sequence numbers, and page numbers	<p>Enter test pattern names, sequence numbers, and page numbers in the designated columns at the top of the test pattern form.</p>	<p>TEST - F - 1/0</p> <p>The final field 1/10 refers to the form page number (Slashed page numbering is required if the number of test patterns for one block extends over several form sheets. If one page is used to complete the set of test patterns, number the page 1/E).</p> <p>The second field F refers to the sequence number (Up to 34 pin names can be entered on a single test pattern coding sheet. If more than 34 signal names are required, then depending on the number of sheets used, assign the letter F, S, T, U, or H to the first, second, third, fourth or fifth sheets, respectively).</p> <p>The first field TEST1 refers to the test pattern name (Up to 8 alphanumeric characters).</p>

Table 4 Test Pattern Descriptions (cont)

No. Item	Rules	Example of Description														
3 Entering I/O signal names, pin numbers, and pin attributes	<p>Enter input/output signal names, pin numbers, input, output, and bidirectional I/O attributes in the designated column on the left-hand side of the test pattern coding form.</p> <ol style="list-style-type: none"> I/O signal names and pin numbers should conform with those in the logic schematic. Input, output and bidirectional I/O attributes are classified by the letters I, O, and B, respectively. I = input O = output B = input and output If the test patterns sequence takes up more than one page, make sure that the I/O signal names are kept consistent throughout all additional pages. 	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Signal name</th> <th colspan="2">Step</th> </tr> <tr> <th>Pin</th> <th>I/O</th> </tr> </thead> <tbody> <tr> <td>INPUT-P</td> <td>1</td> <td>I</td> </tr> <tr> <td>OUT-P</td> <td>12</td> <td>O</td> </tr> <tr> <td>BUS-N</td> <td>60</td> <td>B</td> </tr> </tbody> </table> <p style="text-align: center; margin-top: -10px;"> ↑ ↑ ↑ Input/output LSI pin Pin signal names numbers attributes </p>	Signal name	Step		Pin	I/O	INPUT-P	1	I	OUT-P	12	O	BUS-N	60	B
Signal name	Step															
	Pin	I/O														
INPUT-P	1	I														
OUT-P	12	O														
BUS-N	60	B														
4 Signal waveforms	<p>Draw signal waveforms using the blue guide lines provided on the test pattern form.</p> <ol style="list-style-type: none"> Waveforms should be described in the NRZ (non-return-to-zero) format. An X indicates an indefinite state, and an M a don't care output. Enter input and output waveforms with zero time delays between them. If, however, a time delay is required between the data signal and the clock signal, for example, as in the flip-flop setup time requirements, change the clock signal one step after the data signal. Indicate the attributes of input and output pins using IN and OUT in the step where the waveform begins. Enter the letter Z to indicate the high impedance state of a three-state output. 															

HG29 Series







Test Pattern Descriptions (cont)

No. Item	Rules	Example of Description
5 Logic simulation	The user-defined test pattern coding sequences are also used for logic simulation. When the internal LSI signals need to be output for simulation results, draw up a list of all signal names.	
6 Precautions on test pattern coding	<ol style="list-style-type: none"> 1. The total number of independent test patterns, containing initialization routines in the test pattern header, should not exceed 10. 2. The total number of steps for a complete set of test patterns, including the number of iterations of partitioned test pattern loops, should not exceed 10,000 steps. 	
7 Entering propagation delay time	<ol style="list-style-type: none"> 1. To indicate that the I/O is a test pin, tick the waveform with a check mark (✓), and enter the input/output pin numbers in the designated columns at the bottom of the test pattern form. 2. Enter the propagation delay time in the designated column. 3. Signal switching (toggling) tests should not exceed 50 test transactions. If the number of applied tests should exceed 50 items, contact Hitachi prior to carrying out switching tests. 4. In a step where a switching test is defined, change only the input pin defined as a switching test pin. 	<p>Input</p> <p>Output</p> <p>Delay time (ns)</p> <p>Pin number</p>

Logic Design Precautions

No. Item	Rules	Example of Description
1 Prohibited structure	Strapping multiple inputs belonging to the same macro is prohibited.	
	Strapping multiple outputs belonging to similar gate species is prohibited.	
	Pulse-edge detection circuits, constructed using gated-delay macros, are prohibited.	

Table 5 Logic Design Precautions (cont)

No.	Item	Rules	Example of Description
2	Suggestions for improved fault coverage	<p>Use only logic circuits capable of being initialized via an external signal; circuits that have undefined initial states incapable of initialization must not be used.</p> 	
		<p>Externally controllable pins should be inserted at suitable connection points in multistage concatenated shift registers and counters.</p> 	
		<p>Externally controllable pins should be provided for circuits that use an input clock (ϕ_1) signal with a pulse width longer than that of the system clock.</p> 	
		<p>The addition of test circuits*1 (such as LSSD) should be considered so that the state of internal latches can be set and detected via externally applied test signals and clocks.</p> <p>Note 1: Such as the Level Sensitive Scan Design Method (LSSD).</p>	
		<p>Signal timing sequences should be designed with due consideration given to the added test circuits. It is important to confirm that test circuits have sufficient switching speeds, and that no unexpected logic glitches occur during mode changeover. If the switching speed of the test circuit is insufficient, it may be necessary to temporarily mask any output signals affected as a consequence.</p>	
		<p>The additional test circuits may mean a shortage of available test pins. The figure shows an example of additional test logic that generates several internally different test signals from a single test pin. Also, locations deep within the logic, as viewed from the output pin, are not easily checked from the outside. The figure shows how testing can be achieved by means of a normal output while in the test mode.</p>	



HG29 Series

Table 5 Logic Design Precautions (cont)

No.	Item	Rules	Example of Description
3	Restriction on number of fanouts	FO ≤ 20 LV ≤ 40 FO: Number of load fanouts LV: Number of load gates connected to the input of the load macro (library defined)	
4	Precautions on the elimination of hazards	Circuits susceptible to the generation of hazard conditions (glitches and spikes) when reset signals are applied to flip-flops, for example, can give rise to system malfunction. To ensure error-free system operation, hazard-free circuit logic should be designed.	
5	Internal bus line design	Since Bi-CMOS gate arrays have no internal three-state elements, circuits should be designed using equivalent logic.	
6	Clamping floating and unused pins	Unused inputs must be clamped to the appropriate level designated by the symbol at each macrocell pin (@ indicates a high level, and # indicates a low level). Input pins designated with the & symbol, should not be left in an unused state. When clamping unused pins to levels that differ from the macrocell library signal level definitions, connect the pin to the required level via inverters.	<ul style="list-style-type: none"> • Example of clamping a signal high @ → □○→ □ High clamp • Example of clamping a signal low @ → □○→ □ Low clamp <p>When clamping a D input high</p>
7	Simultaneously switching outputs	The number of simultaneously switching output buffers is given under the following standard specification: HG29A32: 24 pins max. HG29M100: 96 pins max.	If the number of simultaneously switching outputs exceeds the above specified limits, it may be necessary to add extra GND pins. Should this be deemed necessary, contact Hitachi for consultation on the addition of extra pins.

Macrocell Library Precautions








No.	Item	Instructions
1	Maximum packing density	For optimum placement and routing during automatic layout, the number of gates usable by the customer should be set at about 90% of the total gate density.
2	Macrocells	Logic should be designed in accordance with the predefined format using only the macros provided.
3	Bidirectional I/O pins	Input and output buffers may be combined to form a bidirectional pad. To construct a bidirectional I/O buffer, a three - state output buffer or an open - collector output buffer is used.



HG29 Series

MACROCELL LIBRARY

1. Input Buffer

INPUT / OUTPUT	Macro			Propagation Delay Time				Power Dissipation			
	Function	Macro Name	Equivalent Circuit	Symbol	Output Rising		Output Falling		DC	AC (@ 1 MHz)	
					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)	P_{DC} (mW)	P_O (mW)	$P_{\Delta C}$ (mW/pF)
INPUT	Inverter NA11			 	0.53	0.13	0.70	0.15	1.81	0.013	0.012
	Buffer AN11			 	0.79	0.13	0.66	0.15	1.81	0.023	0.012
	Schmitt input AN1S			 	1.28	0.13	1.22	0.15	1.32	0.029	0.012

HG29 Series

2. Output Buffer

Input/Output Type	Macro			Propagation Delay Time				Power Dissipation				
	Function	Equivalent Circuit	Symbol	Output Rising		Output Falling		LV	P_{DC} (mW)	P_O (mW)		
				t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)					
Output	Buffer AN1OT			-	1.20	0.016	2.30	0.020	3	3.5	0.195	0.0068
				-								
Totem-pole	Inverter NA1OT			-	1.10	0.016	2.10	0.020	2	3.5	0.625	0.0068
				-								
Output	2 input AND AN2OT			-	1.40	0.016	2.30	0.020	2	3.5	0.285	0.0068
				-								
Totem-pole	3 input AND AN3OT			-	1.60	0.016	2.30	0.020	2	3.5	0.315	0.0068
				-								
Output	2 input OR OR2OT			-	1.35	0.016	2.70	0.020	2	3.5	0.175	0.0068
				-								
Totem-pole	3 input OR OR3OT			-	1.35	0.016	3.30	0.020	2	3.5	0.175	0.0068
				-								
Output	2 input NAND NA2OT			-	1.45	0.016	2.60	0.020	2	3.5	0.175	0.0068
				-								
Totem-pole	2 input NOR NR2OT			-	1.75	0.016	2.55	0.020	2	3.5	0.175	0.0068
				-								

HG29 Series

Output Buffer (Continued)

Input/Output Output Type	Macro			Propagation Delay Time				LV	Power Dissipation				
	Function	Macro Name	Equivalent Circuit	Symbol		Output Rising		Output Falling		P_{DC} (mW)	P_O (mW)	$P_{\Delta C}$ (mW/pF)	
						t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)				
Output 3-state	Buffer AN1OZ				t_{pd}	1.39	0.016	2.93	0.021	3	3.5	0.295	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.85	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	Inverter NA1OZ				t_{pd}	1.26	0.016	2.53	0.021	2	3.5	0.675	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output 2-state	2 input AND AN2OZ				t_{pd}	1.66	0.016	2.90	0.021	2	3.5	0.375	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3 input AND AN3OZ				t_{pd}	1.85	0.016	2.86	0.021	2	3.5	0.430	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.87	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output 2-state	2 input OR OR2OZ				t_{pd}	1.45	0.016	3.30	0.021	2	3.5	0.290	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.80	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3 input OR OR3OZ				t_{pd}	1.52	0.016	3.80	0.021	2	3.5	0.290	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.85	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output 2-state	2 input NAND NA2OZ				t_{pd}	1.60	0.016	3.16	0.021	2	3.5	0.290	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	2 input NOR NR2OZ				t_{pd}	1.80	0.016	3.00	0.021	2	3.5	0.290	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025	1			
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				

HG29 Series

Output Buffer (Continued)

Input/Output Type	Macro			Propagation Delay Time				Power Dissipation					
	Function	Macro Name	Equivalent Circuit	Symbol	Output Rising		Output Falling		DC		AC (@ 1 MHz)		
					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)	L_V	P_{DC} (mW)	P_O (mW)	P_{AC} (mW/pF)	
Output Open Collector	Buffer AN1OC			 	-	4.05	0.50	2.26	0.024	3	3.5	0.375	0.0095
	Inverter NA1OC			 	-	5.80	0.50	2.10	0.024	2	3.5	0.415	0.0095
	2 input AND AN2OC			 	-	4.57	0.50	2.27	0.024	2	3.5	0.375	0.0095
	3 input AND AN3OC			 	-	5.21	0.50	2.28	0.024	2	3.5	0.375	0.0095
	2 input OR OR2OC			 	-	4.12	0.50	2.59	0.024	2	3.5	0.375	0.0095
	3 input OR OR3OC			 	-	4.19	0.50	3.12	0.024	2	3.5	0.375	0.0095
	2 input NAND NA2OC			 	-	4.30	0.50	2.47	0.024	2	3.5	0.385	0.0095
	2 input NOR NR2OC			 	-	4.51	0.50	2.43	0.024	2	3.5	0.385	0.0095

HG29 Series

Output Buffer (Continued)

Input/Output Output Type	Macro	Symbol	Propagation Delay Time				LV	Power Dissipation			
			Output Rising		Output Falling			DC	AC (@ 1 MHz)		
			t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)			P_O (mW)	$P_{\Delta C}$ (mW/pF)	
Totem-pole	Buffer ($I_{OL} = 24$ mA) ANP1OT		-	1.40	0.016	2.30	0.020	3	7.0	0.275 0.0068	
			-								
	Inverter ($I_{OL} = 24$ mA) NAP1OT		-	1.10	0.016	2.10	0.020	3	7.0	0.390 0.0068	
			-								
	2 input AND ($I_{OL} = 24$ mA) ANP2OT		-	1.40	0.016	2.30	0.020	2	7.0	0.250 0.0068	
			-								
	3 input AND ($I_{OL} = 24$ mA) ANP3OT		-	1.60	0.016	2.30	0.020	2	7.0	0.250 0.0068	
			-								
	2 input OR ($I_{OL} = 24$ mA) ORP2OT		-	1.35	0.016	2.70	0.020	2	7.0	0.175 0.0068	
			-								
	3 input OR ($I_{OL} = 24$ mA) ORP3OT		-	1.35	0.016	3.30	0.020	2	7.0	0.175 0.0068	
			-								
	2 input NAND ($I_{OL} = 24$ mA) NAP2OT		-	1.45	0.016	2.60	0.020	2	7.0	0.175 0.0068	
			-								
	2 input NOR ($I_{OL} = 24$ mA) NRP2OT		-	1.75	0.016	2.55	0.020	2	7.0	0.175 0.0068	
			-								

HG29 Series

Output Buffer (Continued)

Input/Output Type	Macro Name	Macro		Propagation Delay Time				LV	Power Dissipation				
		Function	Equivalent Circuit	Symbol	Output Rising		Output Falling			DC	AC (@ 1 MHz)		
					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)					
Output	3-state	Buffer ($I_{OL} = 24 \text{ mA}$) ANP1OZ			t_{pd}	1.39	0.016	2.93	0.021	3	7.0	0.295	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.85	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3-state	Inverter ($I_{OL} = 24 \text{ mA}$) NAP1OZ			t_{pd}	1.26	0.016	2.53	0.021	3	7.0	0.675	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output	3-state	2 input AND ($I_{OL} = 24 \text{ mA}$) ANP2OZ			t_{pd}	1.66	0.016	2.90	0.021	2	7.0	0.375	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3-state	3 input AND ($I_{OL} = 24 \text{ mA}$) ANP3OZ			t_{pd}	1.85	0.016	2.86	0.021	2	7.0	0.430	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.87	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output	3-state	2 input OR ($I_{OL} = 24 \text{ mA}$) ORP2OZ			t_{pd}	1.45	0.016	3.30	0.021	2	7.0	0.290	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.80	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3-state	3 input OR ($I_{OL} = 24 \text{ mA}$) ORP3OZ			t_{pd}	1.52	0.016	3.80	0.021	2	7.0	0.290	0.0068
					t_{PZH}	2.10	0.018	—	—				
					t_{PZL}	—	—	3.85	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
Output	3-state	2 input NAND ($I_{OL} = 24 \text{ mA}$) NAP2OZ			t_{pd}	1.60	0.016	3.16	0.021	2	7.0	0.290	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				
	3-state	2 input NOR ($I_{OL} = 24 \text{ mA}$) NRP2OZ			t_{pd}	1.80	0.016	3.00	0.021	2	7.0	0.290	0.0068
					t_{PZH}	2.05	0.018	—	—				
					t_{PZL}	—	—	3.90	0.025				
					t_{PLZ}	3.00	0.092	—	—				
					t_{PHZ}	—	—	7.00	0.825				

HG29 Series

Output Buffer (Continued)

Input/Output Type	Macro			Propagation Delay Time				Power Dissipation				
	Function	Equivalent Circuit	Symbol	Output Rising		Output Falling		LV	DC	AC (@ 1 MHz)		
				t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)		P_{DC} (mW)	P_O (mW)	$P_{\Delta C}$ (mW/pF)	
Open Collector	Buffer ($I_{OL} = 24$ mA) ANP1OC			-	4.05	0.50	2.26	0.024	3	7.0	0.375	0.0095
	Inverter ($I_{OL} = 24$ mA) NAP1OC			-	5.80	0.50	2.10	0.024	3	7.0	0.371	0.0095
Open Collector	2 input AND ($I_{OL} = 24$ mA) ANP2OC			-	4.57	0.50	2.27	0.024	2	7.0	0.375	0.0095
	3 input AND ($I_{OL} = 24$ mA) ANP3OC			-	5.21	0.50	2.28	0.024	2	7.0	0.375	0.0095
Open Collector	2 input OR ($I_{OL} = 24$ mA) ORP2OC			-	4.12	0.50	2.59	0.024	2	7.0	0.375	0.0095
	3 input OR ($I_{OL} = 24$ mA) ORP3OC			-	4.19	0.50	3.12	0.024	2	7.0	0.375	0.0095
Open Collector	2 input NAND ($I_{OL} = 24$ mA) NAP2OC			-	4.30	0.50	2.47	0.024	2	7.0	0.385	0.0095
	2 input NOR ($I_{OL} = 24$ mA) NRP2OC			-	4.51	0.50	2.43	0.024	2	7.0	0.385	0.0095

HG29 Series

Output Buffer (Continued)

Input/Output Type	Macro			Propagation Delay Time				LV	Power Dissipation													
	Function	Macro Name	Equivalent Circuit	Output Rising		Output Falling			DC	AC (@ 1 MHz)												
				t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)			P_{DC} (mW)	P_O (mW)	$P_{\Delta C}$ (mW/pF)										
Totem-Pole	Buffer *	$(I_{OL} = 48 \text{ mA})$ ANW1OT	 	 	—	1.40	0.008	2.30	0.010	6	14.0	0.550	0.0068									
	Inverter *																					
3-state	Buffer *	$(I_{OL} = 48 \text{ mA})$ ANW1OZ	 	 	t_{ad} t_{PZH} t_{PZL} t_{PLZ} t_{PHZ}	1.39	0.008	2.93	0.011	6	14.0	0.590	0.0068									
	Inverter *																					
	Buffer *																					
	Inverter *																					
	Buffer *	$(I_{OL} = 48 \text{ mA})$ ANW1OC	 	 																		
	Inverter *																					
	Buffer *																					
	Inverter *																					
	Buffer *																					

*On using these double buffers; refer to the HG29M100 design manual

HG29 Series

3. Gate

Function	Macro Name	Macro	Symbol	No. of equivalent gates	Propagation Delay Time				Power Dissipation (@ 1 MHz)		
					Output Rising		Output Falling		LV	P_O (mW)	$P_{\Delta C}$ (mW/pF)
Equivalent Circuit					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)			
Inverter	NA1			1	0.31	0.22	0.30	0.20	1	0.015	0.012
2 input NAND	NA2			1	0.31	0.22	0.33	0.22	1	0.017	0.012
3 input NAND	NA3			2	0.37	0.22	0.45	0.26	1	0.024	0.012
4 input NAND	NA4			2	0.39	0.22	0.65	0.30	1	0.027	0.012
6 input NAND	NA6			4	1.37	0.22	1.44	0.23	1	0.022	0.012
8 input NAND	NA8			5	1.48	0.22	1.63	0.23	1	0.024	0.012
2 input NOR	NR2			1	0.50	0.24	0.42	0.22	1	0.029	0.012
3 input NOR	NR3			2	0.78	0.28	0.45	0.22	1	0.045	0.012

HG29 Series

Gate (Continued)

Function Macro Name	Equivalent Circuit	Macro	Symbol	No. of equiv- alent gates	Propagation Delay Time				LV	Power Dissipation (@ 1 MHz)	
					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)		P_O (mW)	$P_{\Delta C}$ (mW/pF)
4 input NOR NR4				2	1.17	0.29	0.47	0.22	1	0.059	0.012
6 input NOR NR6				4	1.86	0.22	1.09	0.23	1	0.022	0.012
8 input NOR NR8				5	2.31	0.22	1.11	0.23	1	0.024	0.012
2 input EOR XR2				3	0.82	0.24	1.21	0.25	2	0.037	0.012
2 input ENOR XN2				3	0.82	0.23	1.23	0.24	2	0.048	0.012
Buffer Anl				2	0.65	0.17	0.55	0.18	2	0.029	0.012

HG29 Series

4. Flip-Flop

Function	Macro		No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																																																																																	
	Macro Name	Equivalent Circuit		Symbol	Terminal Name	Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)	P_O (mW)	$P_{\Delta C}$ (mW/pF)																																																																																														
D Type Edge Triggered Flip-Flop	FDRS0	 	7	<table border="1"> <tr><td>D</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>1</td></tr> <tr><td>PR</td><td>+Q</td><td>0.73</td><td>0.22</td><td>-</td><td>-</td><td rowspan="3">3</td></tr> <tr><td></td><td>-Q</td><td>(CK = low)</td><td>1.06</td><td>0.27</td><td></td></tr> <tr><td></td><td></td><td>(CK = high)</td><td>1.47</td><td>0.27</td><td></td></tr> <tr><td>CL</td><td>+Q</td><td>(CK = low)</td><td>1.26</td><td>0.27</td><td rowspan="2">3</td></tr> <tr><td></td><td>-Q</td><td>(CK = high)</td><td>1.74</td><td>0.27</td></tr> <tr><td>CK</td><td>+Q</td><td>0.78</td><td>0.22</td><td>-</td><td>-</td><td rowspan="2">2</td></tr> <tr><td></td><td>-Q</td><td>1.31</td><td>0.22</td><td>1.76</td><td>0.27</td></tr> </table>	D	-	-	-	-	-	1	PR	+Q	0.73	0.22	-	-	3		-Q	(CK = low)	1.06	0.27				(CK = high)	1.47	0.27		CL	+Q	(CK = low)	1.26	0.27	3		-Q	(CK = high)	1.74	0.27	CK	+Q	0.78	0.22	-	-	2		-Q	1.31	0.22	1.76	0.27	<table border="1"> <tr><td>D</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>1</td></tr> <tr><td>PR</td><td>+Q</td><td>0.73</td><td>0.22</td><td>-</td><td>-</td><td rowspan="3">3</td></tr> <tr><td></td><td>-Q</td><td>(CK = low)</td><td>1.06</td><td>0.27</td><td></td></tr> <tr><td></td><td></td><td>(CK = high)</td><td>1.47</td><td>0.27</td><td></td></tr> <tr><td>CL</td><td>+Q</td><td>(CK = low)</td><td>1.26</td><td>0.27</td><td rowspan="2">3</td></tr> <tr><td></td><td>-Q</td><td>(CK = high)</td><td>1.74</td><td>0.27</td></tr> <tr><td>CK</td><td>+Q</td><td>0.78</td><td>0.22</td><td>-</td><td>-</td><td rowspan="12">2</td></tr> <tr><td></td><td>-Q</td><td>1.31</td><td>0.22</td><td>1.76</td><td>0.27</td></tr> </table>	D	-	-	-	-	-	1	PR	+Q	0.73	0.22	-	-	3		-Q	(CK = low)	1.06	0.27				(CK = high)	1.47	0.27		CL	+Q	(CK = low)	1.26	0.27	3		-Q	(CK = high)	1.74	0.27	CK	+Q	0.78	0.22	-	-	2		-Q	1.31	0.22	1.76	0.27	0.078	0.012
D	-	-	-	-	-	1																																																																																																					
PR	+Q	0.73	0.22	-	-	3																																																																																																					
	-Q	(CK = low)	1.06	0.27																																																																																																							
		(CK = high)	1.47	0.27																																																																																																							
CL	+Q	(CK = low)	1.26	0.27	3																																																																																																						
	-Q	(CK = high)	1.74	0.27																																																																																																							
CK	+Q	0.78	0.22	-	-	2																																																																																																					
	-Q	1.31	0.22	1.76	0.27																																																																																																						
D	-	-	-	-	-	1																																																																																																					
PR	+Q	0.73	0.22	-	-	3																																																																																																					
	-Q	(CK = low)	1.06	0.27																																																																																																							
		(CK = high)	1.47	0.27																																																																																																							
CL	+Q	(CK = low)	1.26	0.27	3																																																																																																						
	-Q	(CK = high)	1.74	0.27																																																																																																							
CK	+Q	0.78	0.22	-	-	2																																																																																																					
	-Q	1.31	0.22	1.76	0.27																																																																																																						
Truth Table				Restriction in using																																																																																																							
<table border="1"> <tr><td>PR</td><td>CL</td><td>CK</td><td>D</td><td>+Q</td><td>-Q</td></tr> <tr><td>L</td><td>H</td><td>x</td><td>x</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>x</td><td>x</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>L</td><td>x</td><td>x</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>x</td><td>+Q₀</td><td>-Q₀</td></tr> </table>				PR	CL		CK	D	+Q	-Q	L	H	x	x	H	L	H	L	x	x	L	H	L	L	x	x	H	H	H	H	↑	H	H	L	H	H	↑	L	L	H	H	H	L	x	+Q ₀	-Q ₀	<p>where $t_w \geq 2.5$ ns $t_s \leq 2.0$ ns $t_h \geq 0.4$ ns</p>																																																												
PR	CL	CK	D	+Q	-Q																																																																																																						
L	H	x	x	H	L																																																																																																						
H	L	x	x	L	H																																																																																																						
L	L	x	x	H	H																																																																																																						
H	H	↑	H	H	L																																																																																																						
H	H	↑	L	L	H																																																																																																						
H	H	L	x	+Q ₀	-Q ₀																																																																																																						
<table border="1"> <tr><td>PR</td><td>CL</td><td>CK</td><td>J</td><td>K</td><td>+Q</td><td>-Q</td></tr> <tr><td>L</td><td>H</td><td>x</td><td>x</td><td>x</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>x</td><td>x</td><td>x</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>L</td><td>x</td><td>x</td><td>x</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>L</td><td>H</td><td>+Q₀</td><td>-Q₀</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td><td colspan="2">Toggle</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>x</td><td>x</td><td>+Q₀</td><td>-Q₀</td></tr> </table>				PR	CL	CK	J	K	+Q	-Q	L	H	x	x	x	H	L	H	L	x	x	x	L	H	L	L	x	x	x	H	H	H	H	↑	L	H	+Q ₀	-Q ₀	H	H	↑	L	L	L	H	H	H	↑	H	H	H	L	H	H	↑	H	L	Toggle		H	H	L	x	x	+Q ₀	-Q ₀	<p>where $t_w \geq 2.5$ ns $t_s \leq 3.0$ ns $t_h \geq 0.4$ ns</p>																																								
PR	CL	CK	J	K	+Q	-Q																																																																																																					
L	H	x	x	x	H	L																																																																																																					
H	L	x	x	x	L	H																																																																																																					
L	L	x	x	x	H	H																																																																																																					
H	H	↑	L	H	+Q ₀	-Q ₀																																																																																																					
H	H	↑	L	L	L	H																																																																																																					
H	H	↑	H	H	H	L																																																																																																					
H	H	↑	H	L	Toggle																																																																																																						
H	H	L	x	x	+Q ₀	-Q ₀																																																																																																					
<table border="1"> <tr><td>PR</td><td>CL</td><td>CK</td><td>J</td><td>K</td><td>+Q</td><td>-Q</td></tr> <tr><td>L</td><td>H</td><td>x</td><td>x</td><td>x</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>x</td><td>x</td><td>x</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>L</td><td>x</td><td>x</td><td>x</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>L</td><td>H</td><td>+Q₀</td><td>-Q₀</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td><td colspan="2">Toggle</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>x</td><td>x</td><td>+Q₀</td><td>-Q₀</td></tr> </table>				PR	CL	CK	J	K	+Q	-Q	L	H	x	x	x	H	L	H	L	x	x	x	L	H	L	L	x	x	x	H	H	H	H	↑	L	H	+Q ₀	-Q ₀	H	H	↑	L	L	L	H	H	H	↑	H	H	H	L	H	H	↑	H	L	Toggle		H	H	L	x	x	+Q ₀	-Q ₀	<p>where $t_w \geq 2.5$ ns $t_s \leq 3.0$ ns $t_h \geq 0.4$ ns</p>																																								
PR	CL	CK	J	K	+Q	-Q																																																																																																					
L	H	x	x	x	H	L																																																																																																					
H	L	x	x	x	L	H																																																																																																					
L	L	x	x	x	H	H																																																																																																					
H	H	↑	L	H	+Q ₀	-Q ₀																																																																																																					
H	H	↑	L	L	L	H																																																																																																					
H	H	↑	H	H	H	L																																																																																																					
H	H	↑	H	L	Toggle																																																																																																						
H	H	L	x	x	+Q ₀	-Q ₀																																																																																																					


Flip-Flop (Continued)

Function Macro Name	Macro		No. of equivalent gates	Propagation Delay Time						Power Dissipation (@ 1 MHz)						
	Equivalent Circuit	Symbol		Input	Output	Terminal Name		Output Rising		Output Falling		LV	P_O (mW)	$P_{\Delta C}$ (mW/pF)		
						t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)							
D Type Edge Triggered Flip-Flop			6	D		—	—	—	—	—	—	1	0.078	0.012		
				CL	+Q	(CK = low)		1.26	0.27	3						
					-Q	0.78	0.22	—	—							
				CK	+Q	1.31	0.22	1.63	0.27	2						
					-Q	1.12	0.22	1.64	0.27							

Restriction in using

Truth Table

Input		Output	
CL	CK	D	+Q -Q
L	x	x	L H
H	↑	H	H L
H	↑	L	L H
H	L	x	+Q ₀ -Q ₀



where
 $t_w \geq 2.5$ ns
 $t_s \geq 2.0$ ns
 $t_h \geq 0.4$ ns


FDR0

J-K Type Edge Triggered Flip-Flop			7	J		—	—	—	—	1	0.070	0.012	
				K		—	—	—	—	—	1		
				CL	+Q	(CK = low)		1.10	0.27	3			
					-Q	0.80	0.22	—	—				
				CK	+Q	1.46	0.22	1.63	0.27	2			
					-Q	1.19	0.22	1.85	0.27				

Restriction in using

Truth Table

Input		Output		
CL	CK	J	K	+Q -Q
L	x	x	x	L H
H	↑	L	H	+Q ₀ -Q ₀
H	↑	L	L	L H
H	↑	H	H	H L
H	↑	H	L	Toggle
H	L	x	x	+Q ₀ -Q ₀



where
 $t_w \geq 2.5$ ns
 $t_s \geq 3.0$ ns
 $t_h \geq 0.4$ ns

FJKR0

HG29 Series

5. Latch

Function Macro Name	Macro Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																																																						
				Terminal Name		Output Rising		Output Falling																																																																								
				Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)																																																																							
Latch with Set/Reset			2	<table border="1"> <tr> <td>SN</td> <td>+Q</td> <td>0.55</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> <tr> <td>SN</td> <td>-Q</td> <td>-</td> <td>-</td> <td>0.97</td> <td>0.27</td> </tr> <tr> <td>RN</td> <td>+Q</td> <td>-</td> <td>-</td> <td>0.97</td> <td>0.27</td> </tr> <tr> <td>RN</td> <td>-Q</td> <td>0.55</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> </table>	SN	+Q	0.55	0.22	-	-	SN	-Q	-	-	0.97	0.27	RN	+Q	-	-	0.97	0.27	RN	-Q	0.55	0.22	-	-	1	0.038	0.012	<table border="1"> <tr> <td>SN</td> <td>+Q</td> <td>0.55</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> <tr> <td>SN</td> <td>-Q</td> <td>-</td> <td>-</td> <td>0.97</td> <td>0.27</td> </tr> <tr> <td>RN</td> <td>+Q</td> <td>-</td> <td>-</td> <td>0.97</td> <td>0.27</td> </tr> <tr> <td>RN</td> <td>-Q</td> <td>0.55</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> </table>	SN	+Q	0.55	0.22	-	-	SN	-Q	-	-	0.97	0.27	RN	+Q	-	-	0.97	0.27	RN	-Q	0.55	0.22	-	-	<p>Restriction in using</p> <p>1.</p> <p>where $t_W \geq 2.5$ ns</p> <p>2.</p> <p>where $t_{WH} \geq 2.0$ ns</p>																							
SN	+Q	0.55	0.22	-	-																																																																											
SN	-Q	-	-	0.97	0.27																																																																											
RN	+Q	-	-	0.97	0.27																																																																											
RN	-Q	0.55	0.22	-	-																																																																											
SN	+Q	0.55	0.22	-	-																																																																											
SN	-Q	-	-	0.97	0.27																																																																											
RN	+Q	-	-	0.97	0.27																																																																											
RN	-Q	0.55	0.22	-	-																																																																											
LRS0			2	<table border="1"> <tr> <td>SN1/ SN2</td> <td>+Q</td> <td>0.66</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> <tr> <td>SN1/ SN2</td> <td>-Q</td> <td>-</td> <td>-</td> <td>1.25</td> <td>0.29</td> </tr> <tr> <td>RN1/ RN2</td> <td>+Q</td> <td>-</td> <td>-</td> <td>1.25</td> <td>0.29</td> </tr> <tr> <td>RN1/ RN2</td> <td>-Q</td> <td>0.66</td> <td>0.22</td> <td>-</td> <td>-</td> </tr> </table>	SN1/ SN2	+Q	0.66	0.22	-	-	SN1/ SN2	-Q	-	-	1.25	0.29	RN1/ RN2	+Q	-	-	1.25	0.29	RN1/ RN2	-Q	0.66	0.22	-	-	1	0.050	0.012																																																	
SN1/ SN2	+Q	0.66	0.22	-	-																																																																											
SN1/ SN2	-Q	-	-	1.25	0.29																																																																											
RN1/ RN2	+Q	-	-	1.25	0.29																																																																											
RN1/ RN2	-Q	0.66	0.22	-	-																																																																											
LR2S20			5	<table border="1"> <tr> <td>D</td> <td>+Q</td> <td>2.08</td> <td>0.28</td> <td>1.22</td> <td>0.24</td> </tr> <tr> <td>D</td> <td>-Q</td> <td>2.12</td> <td>0.24</td> <td>1.02</td> <td>0.26</td> </tr> <tr> <td>CL</td> <td>+Q</td> <td>-</td> <td>-</td> <td>0.60</td> <td>0.24</td> </tr> <tr> <td>CL</td> <td>-Q</td> <td>1.66</td> <td>0.24</td> <td>-</td> <td>-</td> </tr> <tr> <td>G</td> <td>+Q</td> <td>2.07</td> <td>0.28</td> <td>0.88</td> <td>0.24</td> </tr> <tr> <td>G</td> <td>-Q</td> <td>1.84</td> <td>0.24</td> <td>0.79</td> <td>0.26</td> </tr> </table>	D	+Q	2.08	0.28	1.22	0.24	D	-Q	2.12	0.24	1.02	0.26	CL	+Q	-	-	0.60	0.24	CL	-Q	1.66	0.24	-	-	G	+Q	2.07	0.28	0.88	0.24	G	-Q	1.84	0.24	0.79	0.26	2	0.128	0.012																																					
D	+Q	2.08	0.28	1.22	0.24																																																																											
D	-Q	2.12	0.24	1.02	0.26																																																																											
CL	+Q	-	-	0.60	0.24																																																																											
CL	-Q	1.66	0.24	-	-																																																																											
G	+Q	2.07	0.28	0.88	0.24																																																																											
G	-Q	1.84	0.24	0.79	0.26																																																																											
LR1			<p>Truth Table</p> <table border="1"> <tr> <th colspan="3">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>G</th> <th>D</th> <th>+Q</th> <th>-Q</th> </tr> <tr> <td>H</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>x</td> <td>+Q₀</td> <td>-Q₀</td> </tr> </table> <p>Restriction in using</p> <p>where $t_W \geq 2.5$ ns</p> <p>$t_{WH} \geq 3.0$ ns</p> <p>$t_S \geq 0.4$ ns</p>	Input			Output		CL	G	D	+Q	-Q	H	x	x	L	H	L	H	L	L	H	L	H	H	H	L	L	L	x	+Q ₀	-Q ₀	<table border="1"> <tr> <td>CL</td> <td>+Q</td> <td>2.08</td> <td>0.28</td> <td>1.22</td> <td>0.24</td> </tr> <tr> <td>CL</td> <td>-Q</td> <td>2.12</td> <td>0.24</td> <td>1.02</td> <td>0.26</td> </tr> <tr> <td>D</td> <td>+Q</td> <td>-</td> <td>-</td> <td>0.60</td> <td>0.24</td> </tr> <tr> <td>D</td> <td>-Q</td> <td>1.66</td> <td>0.24</td> <td>-</td> <td>-</td> </tr> <tr> <td>G</td> <td>+Q</td> <td>2.07</td> <td>0.28</td> <td>0.88</td> <td>0.24</td> </tr> <tr> <td>G</td> <td>-Q</td> <td>1.84</td> <td>0.24</td> <td>0.79</td> <td>0.26</td> </tr> </table>											CL	+Q	2.08	0.28	1.22	0.24	CL	-Q	2.12	0.24	1.02	0.26	D	+Q	-	-	0.60	0.24	D	-Q	1.66	0.24	-	-	G	+Q	2.07	0.28	0.88	0.24	G	-Q	1.84	0.24	0.79	0.26
Input			Output																																																																													
CL	G	D	+Q	-Q																																																																												
H	x	x	L	H																																																																												
L	H	L	L	H																																																																												
L	H	H	H	L																																																																												
L	L	x	+Q ₀	-Q ₀																																																																												
CL	+Q	2.08	0.28	1.22	0.24																																																																											
CL	-Q	2.12	0.24	1.02	0.26																																																																											
D	+Q	-	-	0.60	0.24																																																																											
D	-Q	1.66	0.24	-	-																																																																											
G	+Q	2.07	0.28	0.88	0.24																																																																											
G	-Q	1.84	0.24	0.79	0.26																																																																											

Latch (Continued)

Function	Macro Name	Macro	Symbol	No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)		
					Terminal Name		Output Rising		Output Falling				
					Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)			
D Type Latch with Set/Reset			 	4	D	+Q	1.30	0.22	2.23	0.27	1	0.061	0.012
					PR	+Q	0.70	0.22	—	—	2		
					CL	+Q	—	—	1.10	0.27	2		
					G	+Q	1.23	0.22	1.51	0.27	2		

Note) In the machine-drawn diagram ' $-Q$ ' output is also drawn. But there are restrictions in using, so consult to Hitachi in using.

Restriction in using


Truth Table

Input				Output
PR	CL	G	D	+Q
L	H	x	x	H
H	L	x	x	L
H	H	H	L	L
H	H	H	H	H
H	H	L	x	+Q ₀

LRSOC



4 Bit Latch with Reset




12	D	+n	1.11	0.23	1.81	0.23	1	0.110	0.012
	CL	+n	—	—	1.63	0.23	1		
	G	+n	2.32	0.23	2.02	0.23	1		

Truth Table

Input				Output
CL	D	G	+n	+n
H	x	x	L	
L	L	H	L	
L	H	H	H	
L	x	L	+n	







Restriction in using





L4RI

HG29 Series

6. AND-NOR/OR-NAND Gate

Function	Macro Name	Equivalent Circuit	Macro	Symbol	No. of equivalent gates	Propagation Delay Time				Power Dissipation (@ 1 MHz)		
						Output Rising		Output Falling		LV	P_O (mW)	$P_{\Delta C}$ (mW/pF)
2 wide 2 input AND-NOR NR2A2					2	0.65	0.23	0.52	0.26	1	0.042	0.012
2 wide 2 input OR-NAND NA2R2					2	0.69	0.23	0.61	0.26	1	0.046	0.012
4 wide 2 input AND-NOR NR4A2					3	1.64	0.25	0.75	0.25	1	0.083	0.012
2 wide 3 input AND-NOR NR2A3					3	0.85	0.22	0.73	0.25	1	0.057	0.012
2 wide 4 input AND-NOR NR2A4					3	0.88	0.23	1.20	0.28	1	0.067	0.012

7. Multiplexer/Demultiplexer

Function	Macro		No. of equivalent gates	Propagation Delay Time					<i>LV</i>	Power Dissipation (@ 1 MHz)														
	Macro Name	Equivalent Circuit		Terminal Name	Output Rising		Output Falling			<i>P_O</i> (mW)	<i>P_{ΔC}</i> (mW/pF)													
				Input	Output	<i>t_{OLH}</i> (ns)	<i>R_{SLH}</i> (kΩ)	<i>t_{OHL}</i> (ns)	<i>R_{SHL}</i> (kΩ)															
4 Input Multiplexer	M4T1		7	S _n	+Y	1.66	0.24	1.98	0.22	3	0.112	0.012												
	Truth Table	<table border="1"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> <tr> <th>S₁ S₀</th> <th>+Y</th> </tr> </thead> <tbody> <tr> <td>L L</td> <td>\bar{D}_0</td> </tr> <tr> <td>L H</td> <td>\bar{D}_1</td> </tr> <tr> <td>H L</td> <td>\bar{D}_2</td> </tr> <tr> <td>H H</td> <td>\bar{D}_3</td> </tr> </tbody> </table>	Input	Output	S ₁ S ₀	+Y	L L	\bar{D}_0	L H	\bar{D}_1	H L	\bar{D}_2	H H	\bar{D}_3		D _n	+Y	1.46	0.24	1.32	0.22	1		
Input	Output																							
S ₁ S ₀	+Y																							
L L	\bar{D}_0																							
L H	\bar{D}_1																							
H L	\bar{D}_2																							
H H	\bar{D}_3																							
Demultiplexer	M1T4		5	S _n	+n	0.76	0.22	1.15	0.27	3	0.100	0.012												
	Truth Table	<table border="1"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> <tr> <th>S₁ S₀</th> <th>+3 +2 +1 +0</th> </tr> </thead> <tbody> <tr> <td>L L</td> <td>H H H \bar{A}</td> </tr> <tr> <td>L H</td> <td>H H \bar{A} H</td> </tr> <tr> <td>H L</td> <td>H \bar{A} H H</td> </tr> <tr> <td>H H</td> <td>\bar{A} H H H</td> </tr> </tbody> </table>	Input	Output	S ₁ S ₀	+3 +2 +1 +0	L L	H H H \bar{A}	L H	H H \bar{A} H	H L	H \bar{A} H H	H H	\bar{A} H H H		A	+n	0.44	0.22	0.66	0.27	4		
Input	Output																							
S ₁ S ₀	+3 +2 +1 +0																							
L L	H H H \bar{A}																							
L H	H H \bar{A} H																							
H L	H \bar{A} H H																							
H H	\bar{A} H H H																							

HG29 Series

8. Decoder

Function	Macro Name	Macro Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time				LV	Power Dissipation (@ 1 MHz)																																																																																																														
					t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)		P_O (mW)	P_{AC} (mW/pF)																																																																																																													
2 Bit Decoder	C2T4			5	0.73	0.22	1.13	0.25	3	0.069	0.012																																																																																																													
Truth Table																																																																																																																								
<table border="1"> <thead> <tr> <th colspan="2">Input</th> <th colspan="4">Output</th> </tr> <tr> <th>A₁</th> <th>A₀</th> <th>+3</th> <th>+2</th> <th>+1</th> <th>+0</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>												Input		Output				A ₁	A ₀	+3	+2	+1	+0	L	L	H	H	H	L	L	H	H	H	L	H	H	L	H	L	H	H	H	H	L	H	H	H																																																																									
Input		Output																																																																																																																						
A ₁	A ₀	+3	+2	+1	+0																																																																																																																			
L	L	H	H	H	L																																																																																																																			
L	H	H	H	L	H																																																																																																																			
H	L	H	L	H	H																																																																																																																			
H	H	L	H	H	H																																																																																																																			
3 Bit Decoder	C3T8			10	1.03	0.22	1.69	0.27	5	0.115	0.012																																																																																																													
Truth Table																																																																																																																								
<table border="1"> <thead> <tr> <th colspan="3">Input</th> <th colspan="7">Output</th> </tr> <tr> <th>A₂</th> <th>A₁</th> <th>A₀</th> <th>+7</th> <th>+6</th> <th>+5</th> <th>+4</th> <th>+3</th> <th>+2</th> <th>+1</th> <th>+0</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>												Input			Output							A ₂	A ₁	A ₀	+7	+6	+5	+4	+3	+2	+1	+0	L	L	L	H	H	H	H	H	H	H	L	L	L	H	H	H	H	H	H	H	L	H	L	H	L	H	H	H	H	H	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H	L	L	H	H	H	L	H	H	H	H	H	L	H	H	H	L	H	H	H	H	H	H	H	L	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
Input			Output																																																																																																																					
A ₂	A ₁	A ₀	+7	+6	+5	+4	+3	+2	+1	+0																																																																																																														
L	L	L	H	H	H	H	H	H	H	L																																																																																																														
L	L	H	H	H	H	H	H	H	L	H																																																																																																														
L	H	L	H	H	H	H	H	L	H	H																																																																																																														
L	H	H	H	H	H	H	L	H	H	H																																																																																																														
H	L	L	H	H	H	L	H	H	H	H																																																																																																														
H	L	H	H	H	L	H	H	H	H	H																																																																																																														
H	H	L	H	L	H	H	H	H	H	H																																																																																																														
H	H	H	L	H	H	H	H	H	H	H																																																																																																														

9. Others

Function Macro Name	Macro		No. of equiva- lent gates	Propagation Delay Time					Power Dissipation (@ 1 MHz)																																																							
	Equivalent Circuit	Symbol		Terminal Name		Output Rising		Output Falling																																																								
				Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SFL} (kΩ)																																																							
1 Bit Counter	<p>ZCNT1</p>	<p>ZCNT1</p>	16	CK	+Q	1.35	0.22	1.80	0.25	2	P_O (mW) $P_{\Delta C}$ (mW/pF)																																																					
					-Q	1.20	0.22	1.99	0.25																																																							
					+C	2.58	0.22	3.20	0.24																																																							
				CL	+Q (CK = low)	1.26	0.25			4																																																						
					+Q (CK = high)	1.92	0.25																																																									
					-Q	0.69	0.22	-	-																																																							
				CE	+C (UD = low)	2.27	0.22			2																																																						
					+C (UD = high)	2.95	0.24																																																									
					PE																																																											
				PI						1																																																						
Truth Table <table border="1"> <thead> <tr> <th colspan="5">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>PE</th> <th>PI</th> <th>CE</th> <th>CK</th> <th>+Q</th> <th>-Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>x</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>x</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>L</td> <td>↑</td> <td>+Qn-1</td> <td>-Qn-1</td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>H</td> <td>↑</td> <td>-Qn-1</td> <td>+Qn-1</td> </tr> </tbody> </table>	Input					Output		CL	PE	PI	CE	CK	+Q	-Q	L	x	x	x	x	L	H	H	L	L	x	↑	L	H	H	L	H	x	↑	H	L	H	H	x	L	↑	+Qn-1	-Qn-1	H	H	x	H	↑	-Qn-1	+Qn-1	Restriction in using <p>where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns</p>														
Input					Output																																																											
CL	PE	PI	CE	CK	+Q	-Q																																																										
L	x	x	x	x	L	H																																																										
H	L	L	x	↑	L	H																																																										
H	L	H	x	↑	H	L																																																										
H	H	x	L	↑	+Qn-1	-Qn-1																																																										
H	H	x	H	↑	-Qn-1	+Qn-1																																																										
ZCNT1	<p>ZCMP1</p>	<p>ZCMP1</p>	12							0.064	0.012																																																					
ZCMP1																																																																
2 Bit Comparator	<p>ZCMP2</p>	<p>ZCMP2</p>	11		An/Bn	+L	2.26	0.26	2.86	0.26	2	P_O (mW) $P_{\Delta C}$ (mW/pF)																																																				
					A > B	+L	0.82	0.26	1.25	0.26	1																																																					
					An/Bn	+E	2.15	0.22	2.01	0.22	2																																																					
					A = B	+E	0.74	0.22	0.96	0.22	1																																																					
					A > B	A = B																																																										
Truth Table <table border="1"> <thead> <tr> <th colspan="5">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>A₁</th> <th>A₀</th> <th>B₁</th> <th>B₀</th> <th>A > B</th> <th>A = B</th> <th>+L</th> <th>+E</th> </tr> </thead> <tbody> <tr> <td colspan="4" style="text-align: center;">A > B</td> <td>x</td> <td>x</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4" style="text-align: center;">A = B</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td colspan="4" style="text-align: center;">A = B</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4" style="text-align: center;">A = B</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4" style="text-align: center;">A = B</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td colspan="4" style="text-align: center;">A < B</td> <td>x</td> <td>x</td> <td>L</td> <td>L</td> </tr> </tbody> </table>	Input					Output		A ₁	A ₀	B ₁	B ₀	A > B	A = B	+L	+E	A > B				x	x	H	L	A = B				L	L	L	L	A = B				L	H	L	H	A = B				H	L	H	L	A = B				H	H	H	H	A < B				x	x	L	L	
Input					Output																																																											
A ₁	A ₀	B ₁	B ₀	A > B	A = B	+L	+E																																																									
A > B				x	x	H	L																																																									
A = B				L	L	L	L																																																									
A = B				L	H	L	H																																																									
A = B				H	L	H	L																																																									
A = B				H	H	H	H																																																									
A < B				x	x	L	L																																																									
ZCMP2																																																																

HG29 Series

Others (Continued)

Function	Macro			No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																																			
	Macro Name	Equivalent Circuit	Symbol		Terminal Name		Output Rising		Output Falling			P_O (mW)	$P_{\Delta C}$ (mW/pF)																																																	
					Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)																																																				
1 Bit Shift Register				7	CK	+Q	1.28	0.22	1.48	0.27	2	0.061	0.012																																																	
						-Q	1.22	0.22	1.75	0.27																																																				
					CL	(CK = low)			1.01	0.25	3																																																			
						+Q			(CK = high)	1.79	0.25																																																			
					-Q	0.70	0.22		-	-	1																																																			
						SI	-	-	-	-																																																				
					PE	-	-	-	-	-	2																																																			
					PI	-	-	-	-	-	1																																																			
Truth Table				Restriction in using									where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns																																																	
ZSH	1 Bit Full Adder			6	A ₁ /B ₁	+S	2.60	0.23	3.97	0.22	4	0.143	0.012																																																	
ZADR					C ₀	+C	1.17	0.23	3.23	0.27																																																				
						+S	2.55	0.23	3.54	0.22																																																				
						+C	1.16	0.23	3.12	0.27	4																																																			
Truth Table																																																														
				<table border="1"> <thead> <tr> <th colspan="2">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>A₁</th> <th>B₁</th> <th>C₀</th> <th>+S</th> <th>+C</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> </tbody> </table>									Input		Output		A ₁	B ₁	C ₀	+S	+C	L	L	L	H	L	L	L	H	L	L	L	H	L	L	L	L	H	H	H	H	H	L	L	L	L	H	L	H	H	H	H	H	L	H	H	H	H	H	L	H	
Input		Output																																																												
A ₁	B ₁	C ₀	+S	+C																																																										
L	L	L	H	L																																																										
L	L	H	L	L																																																										
L	H	L	L	L																																																										
L	H	H	H	H																																																										
H	L	L	L	L																																																										
H	L	H	H	H																																																										
H	H	L	H	H																																																										
H	H	H	L	H																																																										

HG29 Series

Others (Continued)

Function Macro Name	Macro		No. of equiva- lent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																						
	Equivalent Circuit	Symbol		Input	Output	Output Rising		Output Falling			P_O (mW)	$P_{\Delta C}$ (mW/pF)																																				
						t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)																																							
5 Bit Parity			12	Dn	+O	3.87	0.24	3.84	0.24	2	0.110	0.012																																				
					+E	3.85	0.24	3.89	0.24																																							
				EI	+O	0.58	0.24	0.53	0.24	2																																						
					+E	0.82	0.24	0.77	0.24																																							
				OI	+O	0.81	0.24	0.74	0.24	2																																						
					+E	0.56	0.24	0.60	0.24																																							
Truth Table <table border="1"> <thead> <tr> <th colspan="4">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>D₄</th> <th>D₃</th> <th>D₂</th> <th>D₁</th> <th>EI</th> <th>OI</th> <th>+E</th> <th>+O</th> </tr> </thead> <tbody> <tr> <td colspan="4">Odd-numbered</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4"></td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4">Even-numbered</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4"></td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	Input				Output		D ₄	D ₃	D ₂	D ₁	EI	OI	+E	+O	Odd-numbered				L	H	H	L					H	L	L	H	Even-numbered				L	H	L	H					H	L	H	L		
Input				Output																																												
D ₄	D ₃	D ₂	D ₁	EI	OI	+E	+O																																									
Odd-numbered				L	H	H	L																																									
				H	L	L	H																																									
Even-numbered				L	H	L	H																																									
				H	L	H	L																																									
Z5PTY			9	S	+n	1.08	0.24	1.65	0.25	5	0.196	0.012																																				
Quad 2-1 Selector				A/B	+n	0.76	0.24	0.64	0.25	1																																						
Z4S2T1			11	S	+n	1.91	0.22	1.98	0.24	5	0.120	0.012																																				
Quad 2-1 Selector				A/B	+n	1.06	0.22	1.76	0.24	1																																						
Z4L2T1																																																

HG29 Series

10 Diagnosis Cell (HG29M100 only)

Function	Macro Name	Macro	No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																																																									
				Terminal Name	Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SCL} (kΩ)	P_O (mW)	P_{AC} (mW/pF)																																																																							
D Type Edge Triggered Flip-Flop with diagnosis	SFDRS0	<p>The logic symbol shows a square box labeled 'SFDRS0'. It has five inputs: CK (clock), D (data), PR (preset), CL (clear), and two enable inputs (labeled with a circled 'e'). It has two outputs: +Q and -Q.</p>	10	D	-	-	-	-	-	-	1	0.078 0.012																																																																							
				+Q	0.73	0.22	-	-	-	-	3																																																																								
				PR	(CK = low)	1.16	0.27	3																																																																											
					(CK = high)	1.47	0.27																																																																												
				CL	(CK = low)	1.36	0.27	3																																																																											
					(CK = high)	1.74	0.27																																																																												
					-Q	0.88	0.22																																																																												
				CK	+Q	1.31	0.22	1.96	0.27	2																																																																									
					-Q	1.38	0.22	1.74	0.27																																																																										
Truth Table																																																																																			
<table border="1"> <thead> <tr> <th colspan="4">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>PR</th> <th>CL</th> <th>CK</th> <th>D</th> <th>+Q</th> <th>-Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> <td>x</td> <td>x</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>x</td> <td>x</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>x</td> <td>+Q₀</td> <td>-Q₀</td> </tr> </tbody> </table>												Input				Output		PR	CL	CK	D	+Q	-Q	L	H	x	x	H	L	H	L	x	x	L	H	L	L	x	x	H	H	H	H	↑	H	H	L	H	H	↑	L	L	H	H	H	L	x	+Q ₀	-Q ₀																								
Input				Output																																																																															
PR	CL	CK	D	+Q	-Q																																																																														
L	H	x	x	H	L																																																																														
H	L	x	x	L	H																																																																														
L	L	x	x	H	H																																																																														
H	H	↑	H	H	L																																																																														
H	H	↑	L	L	H																																																																														
H	H	L	x	+Q ₀	-Q ₀																																																																														
Restriction in using																																																																																			
<p>The timing diagram shows four waveforms: PR, CL, D, and CK. The PR and CL signals are high for a duration t_w. The D signal is sampled at the rising edge of CK. The CK signal has a pulse width t_w and a setup time t_s before the rising edge. The output Q is shown for the first three edges.</p>																																																																																			
where $t_w \geq 2.5$ ns $t_s \geq 2.0$ ns $t_h \geq 0.4$ ns																																																																																			
J-K Type Edge Triggered Flip-Flop with diagnosis	SFJKRS0	<p>The logic symbol shows a square box labeled 'SFJKRS0'. It has seven inputs: CK (clock), J, K, D, PR (preset), CL (clear), and two enable inputs (labeled with a circled 'e'). It has two outputs: +Q and -Q.</p>	11	J	-	-	-	-	-	1	0.070 0.012																																																																								
				K	-	-	-	-	-	1																																																																									
				+Q	0.72	0.22	-	-	-	3																																																																									
				-Q	(CK = low)	1.34	0.27																																																																												
				PR	(CK = high)	1.86	0.27	3																																																																											
					+Q	(CK = low)	1.30	0.27																																																																											
					(CK = high)	1.90	0.27																																																																												
				CL	-Q	0.90	0.22	-	-	3																																																																									
					+Q	1.46	0.22	1.89	0.27																																																																										
					-Q	1.45	0.22	1.95	0.27																																																																										
					+Q ₀	-Q ₀																																																																													
Truth Table																																																																																			
<table border="1"> <thead> <tr> <th colspan="7">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>PR</th> <th>CL</th> <th>CK</th> <th>J</th> <th>K</th> <th>+Q</th> <th>-Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> <td>x</td> <td>x</td> <td>x</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>L</td> <td>H</td> <td>+Q₀</td> <td>-Q₀</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> <td colspan="2">Toggle</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>x</td> <td>x</td> <td>+Q₀</td> <td>-Q₀</td> </tr> </tbody> </table>												Input							Output		PR	CL	CK	J	K	+Q	-Q	L	H	x	x	x	H	L	H	L	x	x	x	L	H	L	L	x	x	x	H	H	H	H	↑	L	H	+Q ₀	-Q ₀	H	H	↑	L	L	L	H	H	H	↑	H	H	H	L	H	H	↑	H	L	Toggle		H	H	L	x	x	+Q ₀	-Q ₀
Input							Output																																																																												
PR	CL	CK	J	K	+Q	-Q																																																																													
L	H	x	x	x	H	L																																																																													
H	L	x	x	x	L	H																																																																													
L	L	x	x	x	H	H																																																																													
H	H	↑	L	H	+Q ₀	-Q ₀																																																																													
H	H	↑	L	L	L	H																																																																													
H	H	↑	H	H	H	L																																																																													
H	H	↑	H	L	Toggle																																																																														
H	H	L	x	x	+Q ₀	-Q ₀																																																																													
Restriction in using																																																																																			
<p>The timing diagram shows five waveforms: PR, CL, J, K, and CK. The PR and CL signals are high for a duration t_w. The CK signal has a pulse width t_w and a setup time t_s before the rising edge. The J and K inputs are sampled at the rising edge of CK. The output Q is shown for the first three edges.</p>																																																																																			
where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns																																																																																			

Diagnosis Cell (Continued)

Function	Macro Name	Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time						Power Dissipation (@ 1 MHz)																																																			
					Input	Output	Terminal Name		Output Rising		Output Falling																																																			
							t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)																																																				
D Type Edge Triggered Flip-Flop with diagnosis	SFDR0			9	D		—	—	—	—	1	0.078	0.012																																																	
					CL	+Q	(CK = low)	1.46	0.27	3																																																				
						(CK = high)	1.74	0.27	—	—																																																				
					-Q	0.88	0.22	—	—	2																																																				
					CK	+Q	1.31	0.22	1.83	0.27																																																				
					-Q	1.22	0.22	1.74	0.27																																																					
										2																																																				
Restriction in using																																																														
Truth Table																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>CK</th> <th>D</th> <th>+Q</th> <th>-Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>↑</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> <td>Toggle</td> </tr> <tr> <td>H</td> <td>L</td> <td>x</td> <td>+Q₀</td> <td>-Q₀</td> </tr> </tbody> </table>													Input			Output		CL	CK	D	+Q	-Q	L	x	x	L	H	H	↑	H	H	L	H	↑	L	L	H	H	↑	H	H	L	H	↑	H	L	Toggle	H	L	x	+Q ₀	-Q ₀										
Input			Output																																																											
CL	CK	D	+Q	-Q																																																										
L	x	x	L	H																																																										
H	↑	H	H	L																																																										
H	↑	L	L	H																																																										
H	↑	H	H	L																																																										
H	↑	H	L	Toggle																																																										
H	L	x	+Q ₀	-Q ₀																																																										
													where $t_w \geq 2.5$ ns $t_s \geq 2.0$ ns $t_h \geq 0.4$ ns																																																	
SFDR0	SFJKR0			10	J		—	—	—	—	1	0.070	0.012																																																	
J-K Type Edge Triggered Flip-Flop with diagnosis					K		—	—	—	—	1																																																			
					CL	+Q	(CK = low)	1.30	0.27	3																																																				
						(CK = high)	1.90	0.27	—	—																																																				
					-Q	0.90	0.22	—	—																																																					
					CK	+Q	1.46	0.22	1.83	0.27	2																																																			
					-Q	1.29	0.22	1.95	0.27																																																					
										2																																																				
Restriction in using																																																														
Truth Table																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="5">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>CK</th> <th>J</th> <th>K</th> <th>+Q</th> <th>-Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>L</td> <td>H</td> <td>+Q₀</td> <td>-Q₀</td> </tr> <tr> <td>H</td> <td>↑</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> <td>Toggle</td> <td></td> </tr> <tr> <td>H</td> <td>L</td> <td>x</td> <td>x</td> <td>+Q₀</td> <td>-Q₀</td> </tr> </tbody> </table>													Input					Output		CL	CK	J	K	+Q	-Q	L	x	x	x	L	H	H	↑	L	H	+Q ₀	-Q ₀	H	↑	L	L	L	H	H	↑	H	H	H	L	H	↑	H	L	Toggle		H	L	x	x	+Q ₀	-Q ₀	
Input					Output																																																									
CL	CK	J	K	+Q	-Q																																																									
L	x	x	x	L	H																																																									
H	↑	L	H	+Q ₀	-Q ₀																																																									
H	↑	L	L	L	H																																																									
H	↑	H	H	H	L																																																									
H	↑	H	L	Toggle																																																										
H	L	x	x	+Q ₀	-Q ₀																																																									
													where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns																																																	
SFJKR0																																																														

HG29 Series

Diagnosis Cell (Continued)


Function	Macro Name	Macro	Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)												
						Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SCL} (kΩ)	P_O (mW)	$P_{\Delta C}$ (mW/pF)											
Latch with Set/Reset With diagnosis	SLRS0				5	SN	+Q	0.55	0.22	—	—	1	0.038	0.012										
						SN	-Q	—	—	1.07	0.27	1												
Latch with Set/Reset With diagnosis	SLR2S20				5	SN1/ SN2	+Q	0.66	0.22	—	—	1	0.050	0.012										
						SN1/ SN2	-Q	—	—	1.35	0.29	1												
D Type Latch With diagnosis	SLR1				8	D	+Q	2.28	0.28	1.22	0.24	2	0.128	0.012										
						D	-Q	2.22	0.24	1.12	0.26	2												
						CL	+Q	—	—	0.60	0.24	2												
						CL	-Q	1.76	0.24	—	—	2												
						G	+Q	2.27	0.28	0.88	0.24	2												
						G	-Q	1.94	0.24	0.89	0.26	2												
Truth Table					Restriction in using																			
<table border="1"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>CL G D</td> <td>+Q -Q</td> </tr> <tr> <td>H x x</td> <td>L H</td> </tr> <tr> <td>L H L</td> <td>L H</td> </tr> <tr> <td>L H H</td> <td>H L</td> </tr> <tr> <td>L L x</td> <td>+Q₀ -Q₀</td> </tr> </tbody> </table>					Input	Output	CL G D	+Q -Q	H x x	L H	L H L	L H	L H H	H L	L L x	+Q ₀ -Q ₀	<p>where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns</p>							
Input	Output																							
CL G D	+Q -Q																							
H x x	L H																							
L H L	L H																							
L H H	H L																							
L L x	+Q ₀ -Q ₀																							

Diagnosis Cell (Continued)

Function	Macro Name	Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time					Power Dissipation (@ 1 MHz)			
					Terminal Name		Output Rising		Output Falling		LV	P_O (mW)	$P_{\Delta C}$ (mW/pF)
					Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SHL} (kΩ)			
D Type Latch with Set/Reset With diagnosis	SLRS0C			7	D	+Q	1.30	0.22	2.43	0.27	1		
					PR	+Q	0.70	0.22	—	—	2		
					CL	+Q	—	—	1.30	0.27	2	0.061	0.012
					G	+Q	1.23	0.22	1.71	0.27	2		

Note) In the machine-drawn diagram '-Q' output is also drawn. But there are restrictions in using, so consult to Hitachi in using.

Restriction in using




where
 $t_w \geq 2.5$ ns
 $t_s \geq 2.5$ ns
 $t_h \geq 0.4$ ns

Function	Macro Name	Equivalent Circuit	Symbol	No. of equivalent gates	Propagation Delay Time					Power Dissipation (@ 1 MHz)			
					Input	Output	D	+n	1.31	0.23	2.01	0.23	1
4 Bit Latch with Reset With diagnosis	SL4RI			24	CL	+n	—	—	1.83	0.23	1	0.110	0.012

Truth Table

Input			Output
CL	D	G	+n
H	x	x	L
L	L	H	L
L	H	H	H
L	x	L	+n

Restriction in using






where
 $t_w \geq 2.5$ ns
 $t_s \geq 2.5$ ns
 $t_h \geq 0.4$ ns

SL4RI

HG29 Series

Diagnosis Cell (Continued)

Function	Macro Name	Macro		No. of equivalent gates	Propagation Delay Time					LV	Power Dissipation (@ 1 MHz)																																																																																													
		Equivalant Circuit	Symbol		Terminal Name	Output Rising	Output Falling	Input	Output		P_O (mW)	$P_{\Delta C}$ (mW/pF)																																																																																												
1 Bit Counter With Diagnosis	SZCNTI		19	CK	+Q	0.22	2.00	0.25	2	0.144	0.012																																																																																													
					CK	-Q	0.22	2.09	0.25			2																																																																																												
					CL	+Q	0.22	3.20	0.24			4																																																																																												
					CL	(CK = low)	1.46	0.25																																																																																																
					CL	(CK = high)	1.92	0.25																																																																																																
					CL	-Q	0.22	-	-			4																																																																																												
					CL	+C	0.22	(UD = low)																																																																																																
					CL	(UD = high)	2.95	0.24																																																																																																
					CE	+C	0.22	1.08	0.24			2																																																																																												
					UD	+C	0.22	1.22	0.24			2																																																																																												
					PE							2																																																																																												
					PI							1																																																																																												
Truth Table																																																																																																								
<table border="1"> <thead> <tr> <th colspan="5">Input</th> <th colspan="2">Output</th> <th colspan="5">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>PE</th> <th>PI</th> <th>CE</th> <th>CK</th> <th>+Q</th> <th>-Q</th> <th>UD</th> <th>CE</th> <th>+C</th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> <td>x</td> <td>L</td> <td>L</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>x</td> <td>↑</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>-Q</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>x</td> <td>↑</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>+Q</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>L</td> <td>↑</td> <td>+Q_{n-1}</td> <td>-Q_{n-1}</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>H</td> <td>↑</td> <td>-Q_{n-1}</td> <td>+Q_{n-1}</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>													Input					Output		Input					Output		CL	PE	PI	CE	CK	+Q	-Q	UD	CE	+C			L	x	x	x	x	L	H	x	L	L			H	L	L	x	↑	L	H	L	H	-Q			H	L	H	x	↑	H	L	H	H	+Q			H	H	x	L	↑	+Q _{n-1}	-Q _{n-1}						H	H	x	H	↑	-Q _{n-1}	+Q _{n-1}											
Input					Output		Input					Output																																																																																												
CL	PE	PI	CE	CK	+Q	-Q	UD	CE	+C																																																																																															
L	x	x	x	x	L	H	x	L	L																																																																																															
H	L	L	x	↑	L	H	L	H	-Q																																																																																															
H	L	H	x	↑	H	L	H	H	+Q																																																																																															
H	H	x	L	↑	+Q _{n-1}	-Q _{n-1}																																																																																																		
H	H	x	H	↑	-Q _{n-1}	+Q _{n-1}																																																																																																		
Restriction in using																																																																																																								
 <p>where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns</p>																																																																																																								
SZSH	1 Bit Shift Register With Diagnosis	10			CK	+Q	0.22	1.68	0.27	2	0.061	0.012																																																																																												
					CK	-Q	0.22	1.85	0.27	2																																																																																														
					CL	+Q	(CK = low)	1.21	0.25	3																																																																																														
					CL	(CK = high)	1.79	0.25																																																																																																
					CL	-Q	0.22	-	-																																																																																															
					SI		-	-	-	1																																																																																														
					PE		-	-	-	2																																																																																														
					PI		-	-	-	1																																																																																														
Truth Table																																																																																																								
<table border="1"> <thead> <tr> <th colspan="5">Input</th> <th colspan="2">Output</th> <th colspan="5">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>CL</th> <th>PE</th> <th>PI</th> <th>SI</th> <th>CK</th> <th>+Q</th> <th>-Q</th> <th>CL</th> <th>CK</th> <th>+Q</th> <th>-Q</th> <th>PE</th> <th>PI</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>L</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>x</td> <td>↑</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>x</td> <td>↑</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td></td> <td></td> </tr> <tr> <td>H</td> <td>H</td> <td>x</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td></td> <td></td> </tr> </tbody> </table>													Input					Output		Input					Output		CL	PE	PI	SI	CK	+Q	-Q	CL	CK	+Q	-Q	PE	PI	L	x	x	x	x	L	H	L	L	L	H			H	L	L	x	↑	L	H	H	L	H	L			H	L	H	x	↑	H	L	H	H	L	H			H	H	x	L	↑	L	H	H	H	L	H			H	H	x	H	↑	H	L	H	H	L	H		
Input					Output		Input					Output																																																																																												
CL	PE	PI	SI	CK	+Q	-Q	CL	CK	+Q	-Q	PE	PI																																																																																												
L	x	x	x	x	L	H	L	L	L	H																																																																																														
H	L	L	x	↑	L	H	H	L	H	L																																																																																														
H	L	H	x	↑	H	L	H	H	L	H																																																																																														
H	H	x	L	↑	L	H	H	H	L	H																																																																																														
H	H	x	H	↑	H	L	H	H	L	H																																																																																														
Restriction in using																																																																																																								
 <p>where $t_w \geq 2.5$ ns $t_s \geq 3.0$ ns $t_h \geq 0.4$ ns</p>																																																																																																								
SZSH																																																																																																								

HG29 Series


RAM Cell (HG29M100 only)

Function Macro Name	Equivalent Circuit	Macro	Symbol	No. of equivalent gates	Propagation Delay Time						LV	Power Dissipation (@ 1 MHz)		
					Terminal Name		Output Rising		Output Falling			P_O (mW)	$P_{\Delta C}$ (mW/pF)	
					Input	Output	t_{OLH} (ns)	R_{SLH} (kΩ)	t_{OHL} (ns)	R_{SCL} (kΩ)				
3 Port RAM	RAM 36	RAM36	 Floating pin prohibited	0	WEN		—	—	—	—	4	9.8	0.012	
					AW		—	—	—	—	5			
					AR1	DR1	8.5	0.12	10.0	0.16	4			
					AR2	DR2	8.5	0.12	10.0	0.16	5			
					DW		—	—	—	—	3			
3 Port RAM	RAM 18	RAM18	 Floating pin prohibited	0	WEN		—	—	—	—	4	9.8	0.012	
					AW		—	—	—	—	5			
					AR1	DR1	8.5	0.12	10.0	0.16	4			
					AR2	DR2	8.5	0.12	10.0	0.16	5			
					DW		—	—	—	—	3			
3 Port RAM	RAM 09	RAM09	 Floating pin prohibited	0	WEN		—	—	—	—	4	0.8	0.012	
					AW		—	—	—	—	5			
					AR1	DR1	8.5	0.12	10.0	0.16	4			
					AR2	DR2	8.5	0.12	10.0	0.16	5			
					DW		—	—	—	—	3			


HG29 Series

RAM Timing & Spec

• Write Mode



• Read Mode




Addresses of read and write must not be conflicted.

• Specification

	Parameter	Symbol	Min.	Max.	Unit
Write Mode	Address Setup Time	t_{AS}	9	—	ns
	Write Pulse Width	t_{WP}	4	—	
	Address Hold Time	t_{WR}	7	—	
	Data Setup	t_{DW}	5	—	
	Data Hold	t_{DH}	7	—	
Read Mode	Address Access Time	t_{AA}	—	20	
	Data Setup	t_{OH}	0	—	

Package Dimensions

Unit: mm




HG29 Series


Package Dimensions (cont)

Unit: mm

PGA-120



PGA-257



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Karakozaka MN Bldg., 2-1, Ageba-cho, Shinjuku-ku, Tokyo 162, Japan
Tel: Tokyo (03) 3266-9376
Fax: (03) 3235-2375

For further information write to:

Hitachi America, Ltd.

Semiconductor & IC Div.

2000 Sierra Point Parkway
Brisbane, CA. 94005-1819

U S A

Tel: 415-589-8300

Fax: 415-583-4207

Hitachi Europe GmbH

Electronic Components Div.

Central Europe Headquarters
Hans-Pinsel-Straße 10A
8013 Haar bei München

F. R. Germany

Tel: 089-46140

Fax: 089-463068

Hitachi Europe Ltd.

Electronic Components Div.

Northern Europe Headquarters

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA

United Kingdom

Tel: 0628-585000

Fax: 0628-778322

Hitachi Asia (Hong Kong) Ltd.

Unit 706, North Tower,

World Finance Centre,
Harbour City, Canton Road

Tsimshatsui, Kowloon

Hong Kong

Tel: 7359218

Fax: 7306071