

DP8462 2,7 Code Data Synchronizer

General Description


The DP8462 Data Synchronizer is designed for application in disk drive memory systems employing Run Length Limited Codes using 1-0-0 or 1-0-0-0 preamble patterns, and depending on system requirements, may be located either in the drive or in the controller. It receives digital pulses from a pulse detector circuit (such as the DP8464 Disk Pulse Detector) if the DP8462 is situated in the drive, or from an interface if it is situated in the controller. In the read mode. the circuit locks onto and detects either a 100 or 1000 preamble pattern depending on the state of the pattern select input pin. The synchronized data and clock are then available for decoding and deserialization by a decoder circuit. All of the digital input and output signals are TTL compatible and only a single +5V supply is required. Although separate Analog and Digital $V_{\mbox{\footnotesize CC}}$ and Ground pins are provided, they are expected to be tied together by the user. The chip is housed in a standard narrow 24-pin dual-in-line package (DIP) and is fabricated using Advanced Schottky bipolar analog and digital circuitry. This high speed I.C. process allows the chip to work with data rates up to 20 Mbits/sec. There are two versions of the chip, each having a different decode window error specification. These two versions (-3 and -4) will operate from 4 to 20 Mbits/sec, with respectively increasing window errors, as specified in the Electrical Characteristics Table.

The DP8462 features a phase-locked-loop (PLL) consisting of a pulse gate, phase comparator, charge pump, buffering amplifier, and voltage-controlled-oscillator (VCO). Pins are provided for the user to select the values of the external filtering components required for the pulse gate and PLL, the frequency setting components required for the VCO, two current setting resistors for the charge pump, and current setting resistors for the pulse gate that control the delay line.

The on-board PLL's phase comparator has two modes of operation: phase and frequency comparison or phase only comparison. In the non-read mode, the comparator performs phase and frequency comparison, but once in the read mode, it switches to phase only comparison. The user selects whether this mode change occurs as soon as read mode is entered or after the preamble pattern is detected. The charge pump also has two modes of operation: high track rate—intended to be used in the non-read mode and in the read mode while acquiring lock, and low track rate—intended to be used in the read mode to retain lock. Both track rates are selected by the user with external components; the user is given control over when the track rate switch takes place.

Features

- Phase-Frequency PLL in non-read mode and during preamble if desired
- Operates at data rates up to 20 Mbit/sec
- Detects either 1-0-0 or 1-0-0-0 preamble patterns
- User determined PLL loop filter network
- PLL charge pump has two user-determined tracking rates
- External control of track-rate switchover
- External control of phase comparator switchover
- Delay line may be externally adjusted if desired
- ORed phase comparator outputs for monitoring bit-shift
- Standard narrow 24-pin DIP or 28-pin Plastic Chip Carrier package
- Less than ½W power consumption
- Single +5V supply





Block Diagram VCO CLOCK PLL VCO SYNCHRONIZED CLOCK DIV. BY 3 OR 4 PREAMBLE ENCODED DATA DETECTED **◇**DATA PREAMBLE DETECT SYNCHRONIZER READ GATE PREAMBLE SELECT LOCK TL/F/8418-1

Pin Descriptions*

POWER SUPPLY

22,23 Digital and Analog $V_{CC}=+5V\pm5\%$ Should be tied together and bypassed by user.

11,12 Analog and Digital Ground
Should be tied together by user.

TTL Level Logic Inputs

- 15 READ GATE: When asserted, this signal sets the DP8462 into the Read Mode. The PLL then begins to lock onto the encoded data.
- 10 PREAMBLE SELECT: A high level on this input enables the circuit to recognize a 1-0-0-0 pattern while a low level results in the recognition of a 1-0-0 pattern. Also, in the non-read mode, if 1-0-0 is selected VCO/3 will lock onto 2F/3 while if 1-0-0-0 is selected VCO/4 will lock onto 2F/4.
- 16 LOCK CTL: This input allows the user to determine when the circuit will switch from Phase-Frequency comparison to Phase only comparison once in the Read Mode. A low level on this pin causes the circuit to switch from the phase-frequency comparison mode as soon as READ GATE is asserted while a high level means that the circuit will switch after 4 bytes of preamble have been detected and PREAMBLE DETECTED output has been asserted. (See the Truth Table at the end of this Section.)
- 17 IBOOST ENABLE: This input allows the user to control the PLL's track rate by turning lboost current on and off. A high level at this input causes lboost to be added to Irate—placing the PLL in the high track rate. In a typical system IBOOST ENABLE may be tied to READ GATE or PREAMBLE DETECTED.

- 18 ENCODED DATA: This input is for the incoming encoded data from the output of the head amplifier/pulse-detecting network located on the disk drive. Each positive edge of the ENCODED DATA waveform identifies a flux reversal on the disk.
- 19 2F-CLOCK: This is a system clock input, which is either a signal generated from the servo track, or a signal buffered from a crystal. It operates at twice the NRZ DATA rate. 2F-CLOCK MUST ALWAYS BE APPLIED TO THIS INPUT FOR PROPER OPERATION.

TTL Level Logic Outputs

- 8 VCO CLOCK: This is the output of the on-chip VCO, transmitted from an Advanced Schottky TTL buffer. It is synchronized to the SYNCHRONIZED DATA output so that it can be used by the encoder/decoder circuitry.
- 13 SYNCHRONIZED DATA: This is the same encoded data that is input to the chip, but is synchronous with the VCO CLOCK.
- PREAMBLE DETECTED: After READ GATE is asserted, this output goes low after detecting approximately 4 bytes of preamble and remains low until READ GATE goes inactive.
- 9 PHASE COMP TEST: This output is the logical "OR" of the Phase Comparator outputs, and may be used for the testing of the disk media.

Analog Signals

- 21,20 PG1, PG3: The external capacitors and resistor of the Pulse Gate filter are connected to these pins. PG1 should be tied directly to ground.
- 1 PG2: This is the Pulse Gate delay reference pin. The delay reference generator establishes a voltage at this pin; thereby producing the bias current for the Pulse Gate delay section in the resistor tied between this pin and V_{CC} for the DP8462-4 and in the current splitting network for the DP8462-3.

*Pin Number Designations apply for the 24 Pin DIP. See Connection Diagram for the Plastic Chip Carrier Pin Designations.

Pin Descriptions (Continued)

- PG4: This is the Pulse Gate delay control pin. This pin can be tied to the PG2 pin if the user desires to adhere to the DP8462-4 standard synchronization window specification. For the DP8462-3 it should be tied to PG2 and V_{CC} through a "current splitting" network (see Figure 6) for optimal window positioning.
- IRSET: The current into the rate set pin (Vbe/Rrate) 3 is approximately half the charge pump output current for the low tracking rate.
- 2 IBSET: The current into the boost set pin (Vbe/ Rboost) is approximately half the amount by which the charge pump current is increased for the high tracking rate.

(Ihirate = Irate Set + Iboost Set).

- CPOUT: This pin is the output node of the charge pump and also the noninverting input of the Buffer Amplifier. It is made available for connection of external filter components for the phase-locked-loop.
- VCO C1, C2: An external capacitor connected across these pins sets the nominal frequency.
- RVCO: The current into this pin determines the operating currents within the VCO.

Note: ANALOG and DIGITAL V_{CC} pins must be tied together by the user. ANALOG and DIGITAL GND pins must also be tied together by the

irutn i	apie	01	ruise:	Gale	2 MG	ues

	Truth runto of runto data of mounts								
LOCK CTL READ GATE (Pin 16) (Pin 15)				Comments					
LO	LO	LO	N/A	N/A					
LO	LO	HI	Phase and Frequency	Non-Read Mode					
LO	HI	HI	Phase only	Read Mode					
LO	HI	LO	Phase only	Read Mode					
HI	LO	LO	N/A	N/A					
HI	LO	HI	Phase and Frequency	Non-Read Mode					
HI	HI	HI	Phase and Frequency	Read Mode					
HI	HI	LO	Phase Only	Read Mode					

7V

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage

7V TTL Inputs

Output Voltages Input Current

(CPOUT, IRSET, IBSET, RVCO)

2 mA -65°C to +150°C Storage Temperature

Operating Temperature Range 0°C to +70°C

7V

Operating Conditions

Symbol	Parameter		Conditions	Min	Тур	Max	Units
V _{CC}	Supply Voltage			4.75	5.00	5.25	٧
TA	Ambient Temperature			0	25	70	°C
ЮН	High Logic Level Output Current	V _{CO} Clock Others			-2000 -400	μΑ	
loL	Low Logic Level Output Current	V _{CO} Clock Others			20 8	mA	
fDATA	Input Data Rate			4.0		20	Mbit/sec
twck	Width of 2f-CLOCK, High or Low		10			ns	
twpp	Width of ENCODED DATA Pulse	High		18			ns
	(Note 1)	Low		0.4t			ns
V _{IH}	High Logic Level Input Voltage			2			V
V _{IL}	Low Logic Level Input Voltage					0.8	V
t _{SU} Read Gate	Min Time Required for a Positive Edge of Read Gate to Occur Before a Negative Edge of VCO			20			ns
t _{HOLD} Read Gate	Min Time Required for a High Level on Read Gate to be Held After a Negative Edge of VCO			10			ns

Note 1: t is defined as the period of the NRZ data (t = $2/F_{VCO}$).

DC Electrical Characteristics Over Recommended Operating Temperature Range

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max	V _{CC} -2V	V _{CC} -1.6V		V
VOL	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max			0.5	V
<u> 1_{1H} </u>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-200	μА
lo	Output Drive Current (Note 1)	$V_{CC} = Max, V_{O} = 2.125V$	-12		-110	mA
Icc	Supply Current	V _{CC} = Max			85	mA
lout	Charge Pump Output Current	$200 \le I_{RATE} + I_{BOOST} \le 2000$	0.9 l _{TYP} - 25	2.0 (I _{RATE} + I _{BOOST})	1.1 I _{TYP} + 25	μΑ

Note 1: This value has been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

AC Electrical Characteristics Over Recommended V_{CC} and Operating Temperature Range

(All Parts unless stated otherwise)

(t_R = t_F = 2.0 ns,
$$V_{IH}$$
 = 3.0V, V_{IL} = 0V) (Note 1)

Symbol	Parameter	Min	Тур	Max	Units
t _{READ}	Positive VCO CLOCK transitions from READ GATE set active until PLL Lock sequence begins (DELAY DISABLE high)		1	1	_
^t TRANSMIT	Positive VCO CLOCK transitions required to transmit input encoded data to output	1	2	3	_
^t READ ABORT	Number of VCO CLOCK cycles after READ GATE set low to read operation abort (Note 3)			2	T-clock
twindow	Variance of center of decode window from nominal DP8462-3 (Note 6) DP8462-4			6 10	ns
φLINEARITY	Phase range for charge pump output linearity (Note 2)	$-\pi$		+ π	Radians
Κ ₁	Phase comparator—Charge Pump gain constant (N = f _{VCO} /f input data) (Note 4)		1.78 V _{BE} N2πR		Amps/rad
VCONTROL	Charge pump output voltage swing from nominal		±100		mV
K_{VCO} (= $A \times K_2$)	VCO gain constant ($\omega_{VCO} = VCO$ center frequency in rad/s) (Note 5)	1.20 ω _C V _{BE}	1.40 ω _C V _{BE}	1.60 ω _C V _{BE}	rad/sec V
fvco	VCO center frequency variation over temperature and V _{CC}	-2		+2	%
fMAX VCO	VCO maximum frequency		60		MHz
t _{PHL}	Propagation delay from VCO negative edge to synchronous DATA negative edge	2		18	ns
t _{PLH}	Propagation delay from VCO negative edge to synchronous DATA positive edge	4		20	ns

Note 1: A sample calculation of frequency variation vs. control voltage: $V_{IN} = \pm 0.1 V_{I}$

$$\label{eq:KVCO} \text{K}_{\text{VCO}} = \frac{\omega \text{OUT}}{\text{V}_{\text{IN}}} = \frac{0.4 \; \omega_{\text{C}}}{0.2 \text{V}} = \frac{2.0 \; \omega_{\text{C}}}{\text{V}} \frac{\text{(rad/sec)}}{\text{(volt)}}$$

Note 2: $-\pi$ to $+\pi$ with respect to 2f VCO CLOCK.

Note 3: T-clock is defined as the time required for one period of the VCO CLOCK to occur.

Note 4: With respect to VCO CLOCK; IPUMP OUT = 1.9 ISET

$$I_{SET} = \frac{V_{BE}}{R_{SET}}$$

Note 5: Although specified as the VCO gain constant, this is the gain from the Buffer Amplifier input to the VCO output.

Note 6: This specification is guaranteed only for the conditions under which the parts were tested. However, significant variation from formula is not expected for other data rates and filters. The DP8462-4 specification is for the condition when PG2 and PG4 are tied together. The DP8462-3 specification is for the condition when a 330 Ω resistor is tied from PG2 to PG4 and a 1.5 k Ω resistor is tied from PG2 to V_{CC}. External adjustment can be used to optimize the window as described in the pulse gate section. The filter values below were chosen for operation in an automatic test system (static window) environment. Different criteria may apply for choosing filter values in a disk system. See Loop Filter Section for sample calculations of other filter values.

Part Type	Data Rate Tested	Filter						
rait 19pe	Data Hate 100toa	C ₁	C ₂	R ₁	RRATE	RBOOST		
DP8462-4 DP8462-3	5 Mbit/sec 10 Mbit/sec	0.03 μF 0.022 μF	600 pF 510 pF	100Ω 81Ω	820Ω 800 kΩ	1.5 kΩ 1.8 kΩ		

Note: For further informtion refer to Application Note AN-414

Evternal	Component	Selection	(All Parts) (Note 1)
CILCUM		SEIEGIOII	TAIL PARTS) INVOICE 17

Symbol	Component	Min	Тур	Max	Units
R _{VCO}	VCO Frequency Setting Resistor (Note 2)	990		1010	Ω
C _{VCO}	VCO Frequency Setting Capacitor (Notes 3,4)	20		120	pF
R _{BATE}	Charge Pump I _{RATE} Set Resistor (Note 6)	0.4		4.0	kΩ
R _{BOOST}	Charge Pump (High Rate) IBOOST Resistor (Note 6)	0.5		∞	kΩ
C _R	I _{RATE} Bypass Capacitor (Note 5)	0.01			μF
C _B	IBOOST Bypass Capacitor (Note 5)	0.01			μF

Note 1: External component values for the Loop Filter and Pulse Gate are given in Table II and Table I respectively.

Note 2: A 1% Component Tolerance is Required.


Note 3: These MIN and MAX values correspond to the MAX and MIN data rates respectively.

Note 4: The Component Tolerance is system dependent on how much center frequency deviation can be tolerated.

Note 5: Component Tolerance 15%.

Note 6: The minimum value of the parallel combination of Right and RBOOST is 3500.

Detailed Block Diagram



TL/F/8418-3

**For DP8462-4 window testing, RPG3 = RPG4 = 0Ω and RPG2 = 4.7 k Ω . For DP8462-3 window testing RPG4 = 0Ω , RPG3 = 330Ω and RPG2 = 1.5 k Ω .

Circuit Operation

In the non-read mode, the DP8462 Data Separator remains locked to the 2f CLOCK signal divided by 3 or 4 (depending upon the preamble used) in anticipation of a preamble when read mode is entered. When the READ GATE input goes high, the DP8462 enters the read mode after 1 VCO CLOCK

cycle. Referring to Figure 1, once in the read mode, the PLL reference signal is switched from the 2f-divided-by-3-or-4 signal to the ENCODED DATA input. The PLL is at this point in the high-tracking rate mode and also in the Phase and Frequency Comparison mode. The PLL then attempts to

quickly lock onto the incoming ENCODED DATA stream and starts looking for 16 consecutive preamble pulses—chosen by the user to be either 100 (PATTERN SELECT: LO) or 1000 (PATTERN SELECT: HI). If the user has chosen to switch to Phase Only Comparison as soon as read operation begins (LOCK CTL: LO), then the Phase Comparator will start to compare ENCODED DATA with VCO-gated-by-DATA immediately (see *Figure 2*); otherwise, it will keep comparing ENCODED DATA with VCO divided by 3 or 4—i.e., remain in Phase and Frequency Comparison mode until after 16 consecutive preamble pulses have been detected. At this time, PREAMBLE DETECTED output goes low and the circuit now starts to compare ENCODED DATA with VCO-gated-by-DATA (see *Figure 1*).


The user is given control over when to switch the charge-pump current rate through the use of the IBOOST ENABLE input. One way the user can accomplish this is by tying PREAMBLE DETECTED output to the IBOOST ENABLE input directly. Thus, once PREAMBLE DETECTED is asserted, the circuit will go into low track rate and Phase Only Comparison mode (if LOCK CTL: HI) so that a more stable lock can be retained. The incoming ENCODED DATA stream is now synchronized with the VCO CLOCK and appears at the SYNCHRONIZED DATA output (see Figure 3). (If the user wishes to switch to low track rate as soon as the circuit enters the read mode, then the READ GATE signal should be inverted and applied to the IBOOST ENABLE input).

Figure 4 shows the sequence when READ GATE goes low, signifying the end of a read operation. The PLL reference signal is switched back to 2f divided by 3 or 4 input and the PREAMBLE DETECTED output goes high (causing the charge-pump to go to the high tracking rate, if PREAMBLE DETECTED is tied to the IBOOST ENABLE input). Also, the Phase Comparator goes back to Phase and Frequency Comparison mode and the circuit attempts to lock onto the 2f divided by 3 or 4 signal, thus returning to the initial conditions.

CIRCUIT DESCRIPTION

- 1. Divide by 3 or 4: Depending on the preamble pattern being used, these circuits divide 2f CLOCK and internal VCO CLOCK signals by 3 or 4. During the non-read mode, the VCO remains phase and frequency locked to these divided signals so that when read mode is entered, the PLL can quickly acquire lock because the data stream that consists of the preamble pattern is very close in frequency to the VCO divided by 3 or 4.
- 2. Pulse Gate: Once in the read mode, the PLL has to lock the VCO CLOCK to the ENCODED DATA stream; outside of the preamble, however, the data signal is not cyclic like the VCO CLOCK and therefore cannot be frequency compared to the VCO. It is for this reason that the Pulse Gate is used to allow a reference signal from the VCO into the Phase Comparator only when an ENCODED DATA bit is valid. The Pulse Gate also utilizes a scheme which delays the incoming data by one-half the period of the 2f-CLOCK. This opti-

- mizes the position of the decode window and allows input jitter up to \pm half the 2f-CLOCK period, assuming no error in the decode window position. The decode window error can be determined from the specification in the Electrical Characteristics Table.
- 3. Multiplexers at the Phase Comparator's inputs: These multiplexers are used to determine which signals the Phase Comparator will compare during different modes of operation. Either 2F divided by 3 or 4 or ENCODED DATA is compared with either VCO divided by 3 or 4 (Phase and Frequency Lock) or with VCO gated by DATA (Phase Only Lock).
- 4. Phase Comparator: The Phase Comparator receives its inputs from the Multiplexers mentioned above, and is edgetriggered from these inputs to provide charge-up and charge-down outputs.
- 5. Charge Pump: The high speed charge pump consists of a switchable constant current source and sink. The charge pump constant current is set by connecting external resistors to $V_{\rm CC}$ from IRSET and IBSET pins. With IBOOST ENABLE HIGH, the PLL is in the high tracking rate and both resistors determine the current. With IBOOST ENABLE LOW, the PLL is in the low tracking rate and only the IRSET resistor determines the charge pump current. The output of the charge pump feeds into external filter components and the Buffer Amplifier. Thus, through the use of the IBOOST ENABLE pin, the user can determine when the circuit switches track rates.
- 6. Buffer Amplifier: The Buffer Amplifier is configured as a high input impedance amplifier which is inserted between the charge pump and the VCO, thus allowing connection of external PLL filter components to the charge pump output pin CPOUT. The output of the Buffer Amplifier is internally connected to the VCO control input.
- 7. VCO: The Voltage-Controlled-Oscillator requires a resistor from the RVCO pin to ground and a capacitor between pins C1 and C2, to set the center frequency. The VCO frequency can be varied from nominal by approximately ±20%, as determined by its control input voltage (CPOUT).
- 8. Preamble Pattern Detector: Two types of preamble patterns are commonly used in RLL 2,7 code disk systems-1-0-0 and 1-0-0-0. The user selects the preamble pattern to be used by setting PREAMBLE SELECT input either HI for the 1-0-0-0 pattern or LO for the 1-0-0 pattern. The DP8462 divides 2F Clock and VCO Clock signals by 3 or 4 depending upon whether 1-0-0 or 1-0-0-0 pattern is selected, respectively, and remains locked to this divided pattern in anticipation of a preamble. Once the chip is in the read mode, the VCO proceeds to lock onto the incoming data stream. The Preamble Pattern Detector then searches for 16 consecutive patterns (i.e., 100100100... or 100010001000...) to indicate lock has been achieved. The PREAMBLE DETECT-ED output then goes low. Any deviation from the abovementioned continuous stream of patterns before 16 of these are detected will reset the Pattern Detector and the procedure will then start over again.



TL/F/8418-4

Note 1: L = Number of VCO cycles required for VCO to lock—typically 20 but determined by external component value.

Note 2: At L + 42 (Pattern = 1-0-0) or L + 56 (Pattern = 1-0-0-0), 15 patterns have been detected.


Note 3: VCO +3 (or 4) being compared with 2F ÷3 (or 4) in the non-read mode and Preamble in the Read Mode.

Note 4: VCO GATED BY DATA being compared with ENCODED DATA.

Note 5: PREAMBLE SELECT = LO; 100 pattern selected—so 2F & VCO are being divided by 3.

FIGURE 1. Lock-On Sequence Waveform Diagram—Pulse Gate Mode Switches after Preamble Detection





TL/F/8418-5

Note 1: L = Number of VCO cycles required for VCO to lock—typically 20 but determined by external component value.

Note 2: At L + 42 (Pattern = 1-0-0) or L + 56 (Pattern = 1-0-0-0), 15 patterns have been detected.


Note 3: VCO \div 3 (or 4) being compared with 2F \div 3 (or 4) in the non-read mode.

Note 4: VCO gated by DATA being compared with ENCODED DATA.

Note 5: PREAMBLE SELECT = LO; 1-0-0 pattern selected—so 2F & VCO are being divided by 3.

FIGURE 2. Lock-On Sequence Waveform Diagram—Pulse Gate Mode Switches Immediately After READ GATE is Asserted









FIGURE 4. Lock-Ending Sequence Waveform Diagram



TL/F/8418-8

For DP8462-4 window testing RPG4 = RPG3 = 0Ω and RPG2 = 4.7 k Ω . For DP8462-3 window testing RPG4 = 0Ω , RPG3 = 330Ω and RPG2 = 1.5 k Ω . FIGURE 5. Phase-Locked-Loop Section

BIT JITTER TOLERANCE

The two options of the DP8462, the -4 and -3 offer decreasing window errors (respectively) so that the parts may be selected for different data rates (up to 20 Mbit/sec). The -4 part will be used in most low data rate applications. As an example, at the 5 Mbit/sec data rate of most 51/4 inch drives, T = 200 ns so that from the Electrical Characteristics Table, tWINDOW = 10 ns. The chip therefore contributes up to 10 ns of window error, out of the total allowable error of 50 ns (half the 2f-clock period of 100 ns). This allows the disk drive to have a margin of 40 ns of jitter on the transition position before an error will occur. The bit jitter tolerance can be improved by adjusting the window center using PG2 and PG4. A current splitting network consisting of RPG3 and RPG4 can be used to adjust the delay line. This adjustment is internally compensated for V_{CC} and temperature variation.

ANALOG CONNECTIONS TO THE DP8462

External passive components are required for the Pulse Gate, Charge Pump, Loop Filter and VCO as shown in Figure 5. The information provided here is for guidelines only. The user should select values according to his own system requirements. Phase-Locked Loops are complex circuits that require detailed knowledge of the specific system. Factors such as loop gain, stability, response to change of signal, lock-on time, etc. are all determined by the external components. In many disk systems these factors are critical, and National Semiconductor recommends the designer be knowledgeable of phase-locked-loops, or seek the advice of an expert. Inaccurate design will probably result in excessive disk error rates. The phase-locked-loop in the DP8462 has many advantages over all but the most sophisticated discrete designs, and if the component values are selected correctly, it will offer significant performance advantages. This should result in a reduction of disk error rates over equivalent discrete designs.

PULSE GATE

There are 6 external components connected to the Pulse Gate as shown in Figure 6 with the associated internal components. Of these, RPG3 and RPG4 are optional and may be omitted if adjustment of the delay line is not desired. The values of RPG1, RPG2, RPG3, RPG4, CPG1, and CPG2 are dependent on the data rate. RPG1 and RPG2 are inversely proportional to the data rate, while CPG1 and CPG2 are proportional. Table I shows component values for the data rates given. Component values are calculated by selecting RPG2' from Table I [RPG2' = RPG2 + (RPG3//RPG4)]. If RPG4 = 0 Ω , RPG2' = RPG3 + RPG2. Next calculate

$$\text{CPG1} = \left(\frac{2.12 \times 10^5}{890 + \text{RPG2'}}\right) \left(\frac{1}{100 \times \text{Rs}}\right)^2$$

$$CPG2 = \frac{1}{10} CPG1$$
, and

RPG1 =
$$\left(\frac{890 + \text{RPG2'}}{2.38 \times 10^5}\right)$$
 (100 × Rs).

In the above equation Rs is the rotational speed and, for 3600 RPM, Rs = 60 Hz. A rotational speed of 3600 RPM was assumed for the calculations in Table I. For data rates not listed, RPG2 may be approximated as (30 k Ω /fDATA) 1.2 kΩ = RPG2 where fDATA is the data rate in Megabits per second, RPG3 and RPG4, in conjuction with RPG2, form a "current-splitting-network" that can be used to adjust the delay line; thus adjusting the decode window early or late. RPG2 should be made large with respect to RPG3 and RPG4 and a potentiometer can be used for RPG4-with its value centered around that of RPG3. For example, at Data Rate = 5 Mbits/sec., Table I dictates that RPG2' should be 4.7k. If the delay line is to be made adjustable, then one could pick RPG2 = 4.3k and RPG3 = 800Ω . Now, using a 1.6 k Ω potentiometer for RPG4, RPG4 = 800 Ω would give RPG2' = 4.7 k Ω and would provide standard window synchronization; varying RPG4 high or low, however, would

shift the window late or early, respectively. If no adjustment is desired, then PG2 and PG4 should be tied together and only RPG2 should be used. Components with 5% tolerance will suffice.

TABLE I. Pulse Gate Component Selection Chart

Data Rate	RPG2'	RPG1	CPG1	CPG2
5 Mbit/sec	4.7 kΩ	150Ω	1 μF	0.1 μF
10 Mbit/sec	1.8 kΩ	68Ω	2.2 μF	0.22 μF
15 Mbit/sec	750Ω	39Ω	3.9 µF	0.39 μF

Where [RPG2' = RPG2 + RPG3//RPG4]




FIGURE 6. Pulse-Gate Controls

CHARGE PUMP

Resistors R_{RATE} and R_{BOOST} determine the charge pump current. The Charge Pump bidirectional output current is related to the input current according to the relationship specified in the DC Electrical Characteristics Table. In the high tracking rate with IBOOST ENABLE high, the input current is IBSET $\,+\,$ IRSET, i.e., the sum of the currents through RBOOST and RRATE from VCC. In the low tracking rate, with IBOOST ENABLE low, this input current is IRSET only.

A recommended approach would be to select R_{RATE} first. The External Component Limits table allows R_{RATE} to be 0.4 k Ω to 4.0 k Ω , so for simplicity select R_{RATE} = 820 Ω . A typical loop gain change of 2:1 for high to low tracking rate would require R_{BOOST} = R_{RATE} or 820 Ω . Referring to Figure 7 the input current is effectively V_{BE}/R_{RATE} in the low tracking rate, where V_{BE} is an internal voltage. This means that the current into or out of the loop filter is approximately 2.0 V_{BE}/R_{RATE}, or in this example approximately 1.8 mA. Note that although it would seem the overall gain is dependent on V_{BE}, this is not the case. The VCO gain is altered internally by an amount inversely proportional to V_{BE}, as detailed in the section on the Loop Filter. This means that as V_{BE} varies with temperature or device spread, the

gain will remain constant for a particular fixed set of values of R_{RATE} and $R_{BOOST}.$ This alleviates the need for potentiometers to select values for each device. The tolerance required for these two resistors will depend on the total loop gain tolerance allowed, but 5% would be typical. Also V_{CC} by-pass capacitors are required for these two resistors. A value of 0.01 μF is suitable for each.

VCC

The value of R_{VCO} is fixed at 1 k Ω ± 1% in the External Component Limits table. Figure 8 shows how RVCO is connected to the internal components of the chip. This value was fixed at 1 k Ω to set the VCO operating current such that optimum performance of the VCO is obtained for production device spreads. This means fixed value components will be adequate to set the VCO center frequency for production runs. The value of $C_{\mbox{VCO}}$ can therefore be determined from the VCO frequency f_{VCO} , using the equation: $C_{VCO} =$ $[1/(R_{VCO})(f_{VCO})]$ - 5 pF where f_{VCO} is twice the input data rate. As an example, for a 5 Mbit/sec data rate, fvco = 10 MHz, requiring that $C_{VCO} = 95$ pF. This does not take into account any lead capacitance on the printed circuit board; the user must account for this. The amount of tolerance a particular design can afford on the center frequency will determine the capacitor tolerance. The capacitor is connected to the internal circuitry of the chip as shown in Figure 9.

As the data rate increases and C_{VCO} gets smaller, the effects of unwanted parasitic capacitances influence the fre-




FIGURE 7. IRATE Set and IBOOST Set

quency. As a guide the graph of Figure 10 shows approximately the value of C_{VCO} for a given data rate.

The VCO center frequency may be determined by: 1) holding pin 4 at ground potential and measuring the VCO frequency (-20% value); 2) holding pin 4 at approximately 3 volts and measuring the VCO frequency (+20% value); 3) averaging the two measured frequencies for the equivalent center frequency.

LOOP FILTER

The input current into the Buffer Amplifier is offset by a matched current out of the Charge Pump, and even so is much less than the switching current in or out of the Charge Pump. It can therefore be assumed that all the Charge Pump switching current goes into the Loop Filter components R_1 and C_1 and C_2 . The tolerance of these components






FIGURE 8. VCO Current Setting Resistor





nents should be the same as R_{RATE} and R_{BOOST}, and will determine the overall loop gain variation. The three components connected to the Charge Pump output are shown in *Figure 11*. Note the return current goes to analog GND, which should be electrically very close to the GND pin itself.

The value of capacitor C_1 determines loop bandwidth—the larger the value the longer the loop takes to respond to an input change. If C_1 is too small, the loop will track any jitter on the ENCODED DATA input and the VCO output will follow this jitter, which is undesirable. The value of C_1 should therefore be large enough so that the PLL is fairly immune to phase jitter but not large enough that the loop won't respond to longer term data rate changes that occur on the disk drive.

The damping resistor R_1 is required to damp any oscillation on the VCO input that would otherwise occur due to step function changes on the input. A value of R_1 that would give a phase margin of around 45 degrees would be a reasonable starting point.

The main function of the capacitor C_2 is to "smooth" the VCO input voltage. Typically its value will be less than one tenth of C_1 .

Figure 12 shows the relevant phase-locked-loop blocks that determine system response, namely the Phase Detector,

Filter/Buffer Amplifier, and VCO. The Phase Detector (Phase Comparator and Charge Pump) produces an aggregate output current i which is proportional to the phase difference between the input signal and the VCO signal. The

constant (K₁) is $\frac{1.78 \text{ V}_{BE}}{2\pi \text{RN}}$ amps per radian where N = $\frac{\text{f}_{VCO}}{\text{f}_{DATA}}$.

R is either R_{RATE} or R_{RATE} \parallel R_{BOOST}. This aggregate current feeds into or out of the filter impedance (Z), producing a voltage to the VCO that regulates the VCO frequency. The VCO gain constant is 0.4 ω_{VCO}/V_{BE} radians per second per volt. Under steady state conditions, i will be zero and there will be no phase difference between the input signal and the VCO. Any change of input signal will produce a change in VCO frequency that is determined by the loop gain equation. This equation is determined from the gain constants K_1 , A and K_2 and the filter v/i response.

The impedance Z of the filter is:

$$\frac{1}{sC_2} \parallel \left(\frac{1}{sC_1} + R_1 \right) = \frac{1 + sC_1R_1}{sC_1(1 + \frac{C_2}{C_1} + sC_2R_1)}$$

If C2 < C1 then the impedance Z approximates to:

$$\frac{1 + sC_1R_1}{sC_1(1 + sC_2R_1)}$$

TI /F/8418-14

TL/F/8418-15




FIGURE 11. Charge Pump Out

FIGURE 12. Loop Response Components

4-77

The overall loop gain is then

$$G(s) = \frac{K_1AK_2}{s} \times \frac{1 + sC_1R_1}{sC_1(1 + sC_2R_1)}$$

Let $G_{(K)} = K_1 A K_2$

$$F(s) = \frac{1 + SC_1R_1}{SC_1(1 + SC_2R_1)}$$

The Overall Closed Loop Gain is

$$\frac{\varphi OUT}{\varphi IN} = \frac{G_{(K)}\,F(s)}{s\,+\,G_{(K)}\,F(s)}$$

Substituting, We Get

$$\begin{split} \frac{\varphi_{OUT}}{\varphi_{IN}} &= \frac{G_{(K)}\left(SC_{1}R_{1} + 1\right)}{S^{3}\,R_{1}\,C_{1}\,C_{2} + S^{2}\,C_{1} + GK\left(SC_{1}R_{1} + 1\right)} \\ &= \frac{\left(G_{(K)}/C_{1}\right)\!\left(SR_{1}C_{1} + 1\right)}{S^{3}\,R_{1}C_{2} + S^{2} + SG_{(K)}R_{1} + G_{(K)}/C_{1}} \end{split}$$

If $C_2 \ll C_1$, we can ignore the 3rd Order Component introduced by C_2 then:

$$\frac{\varphi_{OUT}}{\varphi_{IN}} = \frac{(G_{(K)}/C_1)(SR_1C_1 + 1)}{S^2 + SG_{(K)}R_1 + G_{(K)}/C_1}$$

This is a second Order Loop and can be solved as follows:

$$S^{2} + SG_{(K)}R_{1} + G_{(K)}/C_{1} = S^{2} + 2\zeta \omega_{n}S + \omega_{n}^{2}$$

$$\therefore C_{1} = \frac{G_{(K)}}{\omega_{n}^{2}}$$

$$R_{1} = \frac{2\zeta\omega_{n}}{G_{(K)}}$$

From the above equations:

$$\omega = (G(K)/C1)^{1/2}$$

$$G(K) = K1 \times A \times K2 =$$

 $[(0.89\times V_{BE})/(2\times Pi\times R)]\times [(0.4\times W_{VCO})/V_{BE}]\times [3.5]$

2,7 coded data has a 2.67 to 1.0 frequency range within the data field. The expression K = $(0.89 \times V_{BE}/2 \times Pi \times R)$ is valid when the VCO frequency is twice the ENCODED DATA frequency. In order to make this equation more general, it may be written as follows: K = $(1.78 \times V_{BE})/(2 \times Pi \times R \times N)$ where N is defined as the VCO frequency divided by the encoded data pulse frequency, or N = F_{VCO}/F_{DATA} (N = 3 for maximum data rate and N = 8 for minimum data rate). Now G(K) can be written as follows:

$$\begin{aligned} G(K) &= \left[(1.78 \times V_{BE})/(2 \times Pi \times R \times N) \right] \times \\ &= \left[(0.4 \times \omega_{VCO})/V_{BE} \right] \times [3.5] \\ &= (2.5 \times F_{VCO})/(R \times N) \\ \omega_{I} &= \left[(2.5 \times F_{VCO})/(C1 \times R \times N) \right]^{\frac{1}{2}} \end{aligned}$$

where,

R = R_{RATE} in the low track rate;

 $R = (R_{RATE}//R_{BOOST})$ in the high track rate.

From the above equations:

$$\omega_{N} = (R1 \times G(K))/(2\zeta)$$

$$G(K) = C1 \times (\omega_{N}^{2})$$

$$\zeta = \text{(damping factor)} = (R1 \times \omega_N \times C1)/2$$

The damping factor should be approximately 0.5 when ω_N is minimum. Response to bit shift is minimized when the damping factor is small; however, if the damping factor drops much below 0.5, the system tends to be oscillatory (underdamped). Additionally, loop performance is poor (excessive phase-acquisition times) if the damping factor becomes much larger than 1.0. Any increase in loop bandwidth (due to R decreasing in the high track rate) produces

a proportional increase in the damping factor, and should be limited to the point where the maximum damping factor is 1.0. With the damping factor range established, loop design can proceed.

From the Disk Interface Design Guide And User's Manual Chapter 1, Section 1.3–1.7, it is shown that a 946 krads/sec loop bandwidth during acquisition results in a 7 byte crystal reference clock acquisition and data frequency acquisition (VCO settled to within 2 ns of window center). We recommend that these design guide sections be reviewed in conjunction with the DP8462 data sheet in order to obtain a more detailed explanation of the loop bandwidth selection used here, as well as for disk system PLLs in general.

This design example is for a 10 MBit/sec data rate and assumes that the IBOOST ENABLE pin is tied to the PREAMBLE DETECTED pin. This results in the track rate being switched from high to low after four bytes of preamble are detected. As an alternative, the IBOOST ENABLE pin may be tied to an inverted READ GATE signal, resulting in the track rate switching immediately to low when READ GATE is asserted. This is discussed further in the Design Guide.

We will assume a 1-0-0-0 ... preamble. During acquisition we are in the high track rate and thus ω_N is at maximum value. In the read mode the highest frequency pattern we can encounter is 1-0-0 ...; however, ω_N will be lower since we will be in the low track rate.

$$\begin{aligned} \omega_{\text{N}} &= [(2.5 \times \text{F}_{\text{VCO}})/(\text{C1} \times \text{R} \times \text{N})]^{1/2} \\ \text{Choose R}_{\text{P}} &= \text{R}_{\text{RATE}} // \text{R}_{\text{BOOST}} = 575\Omega^* \\ 946 \times 10^3 &= [(2.5 \times 20 \times 10^6)/(\text{C1} \times 575 \times 4)]^{1/2} \\ \text{C1} &= 0.028 \ \mu\text{F} & \text{Choose C1} = 0.022 \ \mu\text{F} \end{aligned}$$

We don't want ζ to exceed 1.0. Therefore,

$$\zeta = \frac{\omega_N \times R1 \times C1}{2}$$

$$1.0 = \frac{(946 \times 10^3 \times R1) \times 0.022 \times 10^{-6}}{2}$$

 $R1 = 96\Omega$

Choose R1 = 100Ω

*Note: Designing a PLL is an iterative procedure. For the DP8462, design values for R_{BATE} and R_{BOOST} typically range from 700 Ω to 1.5 k Ω . The application note provides a more thorough discussion for choosing these values.

The continuous-behavior (non-quantized) approximation used to predict loop performance assumes that the phase detector output is constantly proportional to the input phase difference. In reality, the phase detector output is a pulse applied for a period of time equal to the phase difference. The function of C2 is to "smooth" the phase detector output (VCO control voltage) over each cycle. C2 also adds a second pole to the filter transfer function. This pole should be far enough outside the loop bandwidth (at least one order of magnitude) that its phase and amplitude contribution is negligable in the loop bandwidth. If

$$C2 = C1/50 = 390 pF$$

the acquisition performance and the margin loss are not significantly changed from the predictions. If a larger C2 is used, the margin loss can be reduced at the expense of the acquisition time. This may be desirable for some systems. Please see the Disk Interface Design Guide And User's Manual Chapter 1, Sections 1.3–1.7 for a discussion of the function of C2.

As soon as the PREAMBLE DETECTED output goes low we switch to the low track rate. To maintain stability we must ensure that $\zeta_{min} \geq 0.5$.

 ζ_{min} occurs when ω_N is minimum; i.e., when we have seven consecutive zeroes (N = 8).

$$\zeta_{min} = \frac{(\omega_{Nmin} \times R1 \times C1)}{2}$$
$$0.5 = \frac{(\omega_{Nmin} \times 100 \times 0.022 \times 10^{-6})}{2}$$

 $\omega_{Nmin} = 454.5 \, krads/sec$

We can now calculate RRATE

$$\begin{split} \omega_{Nmin} &= [(2.5 \times F_{VCO})/(C1 \times R_{RATE} \times N)] \% \\ &+ 454.5 \times 10^3 = [(2.5 \times 20 \times 10^6)/(0.022 \times 10^{-6} \times R_{RATE} \times 8)] \% \end{split}$$

Therefore, $R_{RATE} = 1.375 \text{ k}\Omega$

Choose, $R_{RATE} = 1.2 \text{ k}\Omega$

Now we calculate $\omega_{\mbox{\scriptsize Nmax}}$ and $\zeta_{\mbox{\scriptsize max}}$ in the low track rate

$$\omega_{Nmax} = [(2.5 \times 20 \times 10^6)/(0.022 \times 10^{-6} \times R_{RATE} \times 3)]^{1/2}$$

 $\omega_{Nmax} = 794 \text{ krads/sec}$

$$\zeta_{\text{max}} = \frac{(\omega_{\text{Nmax}} \times \text{R1} \times \text{C1})}{2}$$

 $\zeta_{\text{max}} = 0.87$

The final component to be determined is RBOOST

Since, Rp =
$$\frac{R_{BOOST} \times R_{RATE}}{R_{BOOST} + R_{RATE}}$$

$$575 = \frac{R_{BOOST} \times 1.2 \times 10^3}{R_{BOOST} + 1.2 \times 10^3}$$

Therefore, $R_{BOOST} = 1.1 \text{ k}\Omega$

DIGITAL CONNECTIONS TO THE DP8462

Figure 16 shows a connection diagram for the DP8462 in a typical application. All logic inputs and outputs are TTL compatible as shown in Figure 14 and 15. The VCO Clock output is 74AS compatible. All other outputs are 74ALS compatible. All inputs are 74ALS compatible and therefore can be driven easily from any 74 series devices.




FIGURE 13. Alternate Loop Filter Configuration





FIGURE 14. Logic Inputs

12/1/04/0-10



TL/F/8418-18

TABLE II. Loop Filter External Component Values

Data Rate	Puls	Pulse Gate Components (Note 3)			Charge Pump (Note 1)		Loop Filter (Note 2)		
(NRZ)	R _{PG2}	R _{PG1}	C _{PG1}	C _{PG2}	R _{RATE}	RBOOST	R ₁	C ₁	C ₂
5 Mbit/sec	4.7k	150Ω	1.0 μF	0.1 μF	820Ω	1.5 kΩ	100Ω	0.03 µF	600 pF
10 Mbit/sec	1.8k	68Ω	2.2 μF	0.22 μF	1.2 kΩ	1.1 kΩ	100Ω	0.022 µF	390 pF
15 Mbit/sec	0.75k	39Ω	3.9 μF	0.39 μF	820Ω	2.7 kΩ	33Ω	0.082 μF	1600 pF

Note 1: Component tolerances are system dependent, they depend on how much loop gain deviation can be tolerated.

Note 2: Component tolerances are typically 5% but they depend on the amount of Loop Bandwidth tolerance that can be accepted.

These values have been altered from calculated values based on empirical tests of the loop.

Note 3: Component tolerances typically 10%, not critical.

The incoming data from the pulse detector in the drive is connected to the ENCODED DATA input. PREAMBLE SE-LECT input is tied high or low depending on whether the user's system is employing 1000 or 100 preamble pattern. The LOCK CTL input is to be tied high or low depending on whether or not it is desired to keep the PLL in Phase and Frequency comparison mode while detecting preamble. Phase and Frequency comparison lock while detecting preamble will eliminate the chances of the PLL locking onto a harmonic of the preamble frequency when Read mode is first entered. (Susceptibility to a harmonic lock is increased when using the 1000 preamble). Since a high level on IBOOST ENABLE input puts the PLL in high track rate, it should be held high during Non-Read (standby) mode so that a quick lock is achieved upon entering Read mode. Once the PLL is locked onto the incoming data, however, this input should be taken low. Although the user is free to do this anytime, one possible method is to tie this input to the PREAMBLE DETECTED output of the chip—as shown in Figure 16. The READ GATE input is used to place the chip in and out of Read mode and therefore should be tied to the controller and/or a 2, 7 code Encoder/Decoder).

As for the outputs, SYNCHRONIZED DATA and VCO CLOCK may be tied to the Encoder/Decoder—which in turn would deseriallize and decode the data before sending it to the controller. PREAMBLE DETECTED output can be tied to the controller and/or the Encoder/Decoder to provide an indication when 4 consecutive bytes of preamble pattern have been detected. The only output that is not shown in Figure 16 is the PHASE COMPARATOR TEST output. This output is the logical OR of the Phase Comparator's outputs (Charge-Up and Charge-Down inputs of the Charge-Pump). As such, pulses generated at this output provide information about the loop filter's behavior in that the envelope of the pulses generated at this output is a waveform that represents the loop filter's response to any phase difference detected by the Phase Comparator.

Finally, to improve noise immunity, Digital and Analog VCC pins should be tied together and also the Digital and Analog Ground pins should be tied together. PG1 pin should also be grounded.

Applications of the DP8462 Data Synchronizer

The DP8462 is part of National Semiconductor's DP8460 Series Disk Chip Set and therefore, is designed to work in conjunction with other members of this family; such as DP8464—the pulse detector, and DP8466—the disk data controller. A typical system application employing these components is shown in *Figure 17*. The DP8462 is based upon the proven circuitry of the DP8465 (Data synchronizer and separator for the MFM code)—the first integrated circuit to place on one chip a PLL with features that offer the improved speed and reliability required by the disk industry. Not only does the chip simplify disk system design, but also

provides fast lock-on to the incoming preamble. Once locked on, the loop is set into a lower bandwidth mode. This inherent loop stability allows for a sizable amount of jitter on the data stream, such as is encountered in many disk systems. Once in the stable tracking rate, the SYNCHRONIZ-ED DATA output represents the incoming ENCODED DATA and is synchronous with VCO CLOCK. This synchronized data is then deserialized by the ENDEC using the VCO CLOCK.

The DP8462 is capable of operating at up to a 20 Mbits/sec data rate and so is compatible with a wide assortment of disk drives. The faster data rates of the 8-inch and 14-inch disk drives will mandate the selection of the DP8462-3 parts with narrower window margin on the incoming data stream. This will also be the case when 51/4-inch drives achieve higher data rates. Some 8-inch and 14-inch disk drives incorporate the functions of the DP8462, but use many discrete ICs. In these cases, replacing these components with the DP8462 will offer reduced P.C. board area, lower cost, and improved performance while simplifying circuit testing.

Most 51/4-inch and many 8-inch and 14-inch disk drives manufactured at present do not incorporate any of the functions of the DP8462. This is so primarily because the PLL function is difficult to design and implement and requires circuitry which covers a large area of the printed circuit card. This is undesirable both from the drive size aspect and from the cost aspect (the cost includes soldering, testing, and adjusting the components). Consequently, most smaller disk drives output RLL encoded data so that the phase-locked-loop and data separation have to be performed by the controller. The DP8462 will therefore replace these functions in controller designs, as shown in Figure 18a.

System design criteria may now change because the DP8462 is a one-chip solution, requiring only a few external passive components with fixed values. It operates from a +5V supply, consumes about 0.5W, and is housed in a narrow 24-pin package. The circuitry has been designed so that the external resistors and capacitors need not be adjustable; the user chooses the values according to the disk drive requirements. Once selected, they will be fixed for that particular drive type. These features make it possible to transfer these functions to the disk drive, as shown in Figure 18b. Apart from a slight increase in board area, the advantages outweigh the disadvantages. First, the components selected are fixed for each type of drive and this facilitates the problem of interchangeability of drives. At present, components in the controller are adjusted to function with each specific drive; with the DP8462 in the drive, component adjustment will no longer be required. Second, there is often a problem of reliability of data transfer. The incoming data signal is susceptible to noise, bit shift, etc. Soft errors will

Applications of the DP8462 Data Synchronizer (Continued)

A third advantage is data rate upgrading. Most 51/4-inch drives have 5 Mbit/sec data rate because the early drives were made with this data rate. This meant the controllers had to be designed with PLLs which operate at this data rate. It is therefore difficult for drive manufacturers to introduce new drives that are not compatible with existing controllers. Since no new standard data rate has emerged, they

must continue to produce drives at this data rate to be compatible with the controllers on the market. With the DP8462 in the drive, and its associated components set for the drive's data rate, it no longer becomes a problem to increase the data rate, assuming the controller's digital circuitry can accommodate the change. This will allow the manufacturers to increase the bit density and therefore the capacity of their drives.




FIGURE 16. Typical Connection to DP8462 For:

- 1) RLL (2,7 Code) Data Input, 10 Mbit/sec Data Rate
- 2) 1-0-0 Preamble Pattern
- 3) PLL to stay in Phase-Frequency Comparison mode until 4 bytes of Preamble Detected
- 4) PLL to stay in high Track Rate until PREAMBLE DETECTED asserted
- 5) Delay line left unadjusted (PG2 & PG4 shorted together)

Applications of the DP8462 Data Synchronizer (Continued)




FIGURE 17. Typical Application of DP8462 in a System Employing RLL (2,7) Code




FIGURE 18. Two Different Methods of Utilizing DP8462

PRECAUTIONS IN BREADBOARDING AND PCB LAYOUT

The DP8462 contains a high performance analog PLL and certain precautions must be taken when breadboarding or designing a PCB layout. The following guidelines should be adhered to when working with the DP8462:

- 1) Do not wire wrap.
- Keep component lead lengths short, place components as close to pins as possible. This applies to R1, C1, R2, C_{VCO}, R_{RATE}, R_{BOOST}, C_{RATE}, C_{BOOST}, RPG1, RPG2, and CPG1.
- Provide a good ground plane and use a liberal amount of supply bypassing. The quieter a PLL's environment, the happier it is.
- Avoid routing any digital leads within the vicinity of the analog leads and components.

We have used a PC board approach to breadboarding the DP8462 that gives us an excellent ground plane and keeps component lead lengths very short. With this setup we have

found very stable and reliable operation. Illustrations of component layout is shown in *Figure 19*. Note that the board layout is a recommendation not a requirement.

ESDI OR SMD

ADDITIONAL NOTES

- 1) PG1 should be grounded to improve noise immunity.
- 2F clock must be applied at all times; without the 2F clock, the pulse gate circuitry will not operate properly making it impossible to lock onto the incoming data stream.
- The programming capacitor for the V_{CO} can be calculated as:

$$C_{VCO} = 1/(f_{VCO} * R_{VCO}) - 5 pF$$

The 5 pF value is due to parasitic internal device capacitance.

- Care must be taken in final PC board layout to minimize pin to pin capacitance, particularly in multi-layer printed circuit boards.
- Please refer also to Precaution For Disk Data Separator Designs, NSC Application Note AN-414.

