

PowerMOS transistor

BUK457-500B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	9	A
P_{tot}	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.8	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	9	A
I_D'	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	5.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	$T_{mb} = 25^\circ\text{C}$	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK457-500B

STATIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 500 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25^\circ\text{C}$	-	2	20	μA
I_{DS}	Zero gate voltage drain current	$V_{DS} = 500 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 6.5 \text{ A}$	-	0.7	0.8	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 6.5 \text{ A}$	5.0	8.0	-	S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	- - -	1500 170 70	1800 270 120	pF pF pF
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30 \text{ V}; I_D = 2.8 \text{ A};$ $V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega;$ $R_{gen} = 50 \Omega$	- - - -	20 60 200 75	40 90 250 90	ns ns ns ns
L_d L_d L_s	Internal drain inductance Internal drain inductance Internal source inductance	Measured from contact screw on tab to centre of die Measured from drain lead 6 mm from package to centre of die Measured from source lead 6 mm from package to source bond pad	- - -	3.5 4.5 7.5	- - -	nH nH nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	10	A
I_{DRM} V_{SD}	Pulsed reverse drain current Diode forward voltage	$I_F = 10 \text{ A}; V_{GS} = 0 \text{ V}$	-	-	40	A V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 10 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 100 \text{ V}$	-	500 6.0	-	ns μC

AVALANCHE LIMITING VALUE

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10 \text{ A}; V_{DD} \leq 250 \text{ V};$ $V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega$	-	-	500	mJ

PowerMOS transistor

BUK457-500B




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D\ 25\ ^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t); \text{parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D\ 25\ ^\circ C} = f(T_{mb}); \text{conditions: } V_{GS} \geq 10 \text{ V}$




Fig.5. Typical output characteristics, $T_j = 25 \text{ }^\circ C$.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig.3. Safe operating area. $T_{mb} = 25 \text{ }^\circ C$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse; parameter } t_p$




Fig.6. Typical on-state resistance, $T_j = 25 \text{ }^\circ C$.
 $R_{DS(ON)} = f(I_D); \text{parameter } V_{GS}$

PowerMOS transistor

BUK457-500B




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig.10. Gate threshold voltage.
 $V_{GS(To)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ C$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ C$; $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$; $I_D = 6.5\text{ A}$; $V_{GS} = 10\text{ V}$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor

BUK457-500B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 10 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 10 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_J




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$