



VND830ASP

DOUBLE CHANNEL HIGH SIDE SOLID STATE RELAY


TYPE	$R_{DS(on)}$	I_{OUT}	V_{CC}
VND830ASP	60 m Ω (*)	6 A (*)	36 V (*)

(*) Per channel

- DC SHORT CIRCUIT CURRENT: 6A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT-DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST:
 - LOSS OF GROUND AND LOSS OF V_{CC}
- REVERSE BATTERY PROTECTION (**)

DESCRIPTION

The VND830ASP is a monolithic device made using STMicroelectronics VIPower M0-3 technology. It is intended for driving any kind of load with one




PowerSO-10™

ORDER CODES

PACKAGE	TUBE	T&R
PowerSO-10™	VND830ASP	VND830ASP13TR

side connected to ground. Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table). This device has two channels in high side configuration; each channel has an analog sense output on which the sensing current is proportional (according to a known ratio) to the corresponding load current. Built-in thermal shut-down and outputs current limitation protect the chip from over temperature and short circuit. Device turns off in case of ground pin disconnection.

BLOCK DIAGRAM




(**) See application schematic at page 8

VND830ASP


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage	41	V
$-V_{CC}$	Reverse Supply Voltage	- 0.3	V
$-I_{GND}$	DC Reverse Ground Pin Current	- 200	mA
I_{OUT}	Output Current	Internally Limited	A
I_R	Reverse Output Current	- 6	A
I_{IN}	Input Current	+/- 10	mA
V_{CSENSE}	Current Sense Maximum Voltage	-3 +15	V V
V_{ESD}	Electrostatic Discharge (Human Body Model: $R=1.5\Omega$; $C=100pF$)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- OUTPUT	5000	V
E_{MAX}	Maximum Switching Energy ($L=1.8mH$; $R_L=0\Omega$; $V_{bat}=13.5V$; $T_{jstart}=150^\circ C$; $I_L=9A$)	100	mJ
	P_{tot}	74	W
	T_j	Internally Limited	$^\circ C$
	T_c	- 40 to 150	$^\circ C$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ C$

CONNECTION DIAGRAM (TOP VIEW)



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case	1.2	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	51.2 (*)	°C/W

(*) When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35μm thick). Horizontal mounting and no artificial air flow

ELECTRICAL CHARACTERISTICS (8V<V_{CC}<36V; -40°C<T_j<150°C, unless otherwise specified)

(Per each channel)

POWER OUTPUT

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{CC}	Operating Supply Voltage		5.5	13	36	V
V _{USD}	Undervoltage Shut-down		3	4	5.5	V
V _{OV}	Overvoltage Shut-down		36			V
R _{ON}	On State Resistance	I _{OUT} =2A; T _j =25°C I _{OUT} =2A; T _j =150°C			60 120	mΩ mΩ
V _{clamp}	Clamp voltage	I _{CC} =20 mA (see note 1)	41	48	55	V
I _S	Supply Current	Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V; T _j =25°C On State; V _{IN} =5V; V _{CC} =13V; I _{OUT} =0A; R _{SENSE} =3.9KΩ		12 12	40 25 7	μA μA mA
I _{L(off1)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =36V; T _j =125°C	0		50	μA
I _{L(off2)}	Off State Output Current	V _{IN} =0V; V _{OUT} =3.5V	-75		0	μA
I _{L(off3)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C			5	μA
I _{L(off4)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C			3	μA

SWITCHING (V_{CC} =13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on Delay Time	R _L =6.5Ω from V _{IN} rising edge to V _{OUT} =1.3V		30		μs
t _{d(off)}	Turn-off Delay Time	R _L =6.5Ω from V _{IN} falling edge to V _{OUT} =11.7V		30		μs
dV _{OUT} /dt _(on)	Turn-on Voltage Slope	R _L =6.5Ω from V _{OUT} =1.3V to V _{OUT} =10.4V		See relative diagram		V/μs
dV _{OUT} /dt _(off)	Turn-off Voltage Slope	R _L =6.5Ω from V _{OUT} =11.7V to V _{OUT} =1.3V		See relative diagram		V/μs

LOGIC INPUT (Channels 1,2)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IL}	Input low level voltage				1.25	V
I _{IL}	Low level input current	V _{IN} =1.25V	1			μA
V _{IH}	Input high level voltage		3.25			V
I _{IH}	High level input current	V _{IN} =3.25V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.5			V
V _{ICL}	Input clamp voltage	I _{IN} =1mA I _{IN} =-1mA	6	6.8 -0.7	8	V V

Note 1: V_{clamp} and V_{OV} are correlated. Typical difference is 5V.



ELECTRICAL CHARACTERISTICS (continued) PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{lim}	Current limitation	$V_{CC}=13V$ $5.5V < V_{CC} < 36V$	6	9	15 15	A A
T_{TSD}	Thermal shut-down temperature		150	175	200	°C
T_R	Thermal reset temperature		135			°C
T_{HYST}	Thermal hysteresis		7	15		°C
V_{demag}	Turn-off output voltage clamp	$I_{OUT}=2A$; $V_{IN}=0V$; $L=6mH$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V
V_{ON}	Output voltage drop limitation	$I_{OUT}=10mA$		50		mV

CURRENT SENSE ($9V \leq V_{CC} \leq 16V$) (See figure 1)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
K_0	I_{OUT}/I_{SENSE}	I_{OUT1} or $I_{OUT2}=0.05A$; $V_{SENSE}=0.5V$; other channels open; $T_j = -40^\circ C \dots 150^\circ C$	600	1300	2000	
K_1	I_{OUT}/I_{SENSE}	I_{OUT1} or $I_{OUT2}=0.25A$; $V_{SENSE}=0.5V$; other channels open; $T_j = -40^\circ C \dots 150^\circ C$	1000	1400	1900	
dK_1/K_1	Current Sense Ratio Drift	I_{OUT1} or $I_{OUT2}=0.25A$; $V_{SENSE}=0.5V$; other channels open; $T_j = -40^\circ C \dots 150^\circ C$	-10		+10	%
K_2	I_{OUT}/I_{SENSE}	I_{OUT1} or $I_{OUT2}=1.6A$; $V_{SENSE}=4V$; other channels open; $T_j = -40^\circ C$ $T_j = 25^\circ C \dots 150^\circ C$	1280 1300	1500 1500	1800 1780	
dK_2/K_2	Current Sense Ratio Drift	I_{OUT1} or $I_{OUT2}=1.6A$; $V_{SENSE}=4V$; other channels open; $T_j = -40^\circ C \dots 150^\circ C$	-6		+6	%
K_3	I_{OUT}/I_{SENSE}	I_{OUT1} or $I_{OUT2}=2.5A$; $V_{SENSE}=4V$; other channels open; $T_j = -40^\circ C$ $T_j = 25^\circ C \dots 150^\circ C$	1280 1340	1500 1500	1680 1600	
dK_3/K_3	Current Sense Ratio Drift	I_{OUT1} or $I_{OUT2}=2.5A$; $V_{SENSE}=4V$; other channels open; $T_j = -40^\circ C \dots 150^\circ C$	-6		+6	%
I_{SENSE}	Analog Sense Leakage Current	$V_{IN}=0V$; $I_{OUT}=0A$; $V_{SENSE}=0V$; $T_j = -40^\circ C \dots 150^\circ C$ $V_{IN}=5V$; $I_{OUT}=0A$; $V_{SENSE}=0V$; $T_j = -40^\circ C \dots 150^\circ C$	0 0		5 10	μA μA
V_{SENSE}	Max Analog Sense Output Voltage	$V_{CC}=5.5V$; $I_{OUT1,2}=1.3A$; $R_{SENSE}=10k\Omega$ $V_{CC}>8V$; $I_{OUT1,2}=2.5A$; $R_{SENSE}=10k\Omega$	2 4			V V
V_{SENSEH}	Sense Voltage in Overtemperature conditions	$V_{CC}=13V$; $R_{SENSE}=3.9k\Omega$		5.5		V
$R_{VSENSEH}$	Analog Sense Output Impedance in Overtemperature Condition	$V_{CC}=13V$; $T_j > T_{TSD}$; All Channels Open		400		Ω
t_{DSENSE}	Current sense delay response	to 90% I_{SENSE} (see note 2)			500	μs

Note 2: current sense signal delay after positive input slope.

Note: Sense pin doesn't have to be left floating.

TRUTH TABLE (per channel)

CONDITIONS	INPUT	OUTPUT	SENSE
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overvoltage	L	L	0
	H	L	0
Short circuit to GND	L	L	0
	H	L	$(T_j < T_{TSD})$ 0
	H	L	$(T_j > T_{TSD})$ V_{SENSEH}
Short circuit to V_{CC}	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

ELECTRICAL TRANSIENT REQUIREMENTS

ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μ s 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μ s 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 1: I_{OUT}/I_{SENSE} versus I_{OUT}




Figure 2: Switching Characteristics (Resistive load $R_L=6.5\Omega$)






Figure 3: Waveforms



APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1) $R_{GND} \leq 600\text{mV} / I_{S(on)max}$
- 2) $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND} = 1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ($\approx 600\text{mV}$) in the input thresholds and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

LOAD DUMP PROTECTION

D_{Id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

 μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the

HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.


$$-V_{\text{CCpeak}}/I_{\text{latchup}} \leq R_{\text{prot}} \leq (V_{\text{OH}\mu\text{C}} - V_{\text{IH}} - V_{\text{GND}}) / I_{\text{IHmax}}$$

Calculation example:


For $V_{\text{CCpeak}} = -100\text{V}$ and $I_{\text{latchup}} \geq 20\text{mA}$; $V_{\text{OH}\mu\text{C}} \geq 4.5\text{V}$
 $5\text{k}\Omega \leq R_{\text{prot}} \leq 65\text{k}\Omega$.

Recommended R_{prot} value is $10\text{k}\Omega$.


Off State Output Current




High Level Input Current




Input Clamp Voltage




Input High Level





Input Low Level




Input Hysteresis Voltage






Overvoltage Shutdown

 I_{LIM} Vs T_{case} 


Turn-on Voltage Slope



Turn-off Voltage Slope

On State Resistance Vs T_{case} On State Resistance Vs V_{CC} 

Maximum turn off current versus load inductance



A = Single Pulse at $T_{Jstart}=150^{\circ}C$

B = Repetitive pulse at $T_{Jstart}=100^{\circ}C$


C = Repetitive Pulse at $T_{Jstart}=125^{\circ}C$

Conditions:

$V_{CC}=13.5V$


Values are generated with $R_L=0\Omega$

In case of repetitive pulses, T_{Jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




PowerSO-10™ THERMAL DATA

PowerSO-10™ PC Board




Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35 μ m, Copper areas: from minimum pad lay-out to 8cm²).


$R_{thj-amb}$ Vs PCB copper area in open box free air condition



PowerSO-10 Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a double channel HSD in PowerSO-10



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$


Thermal Parameter

Area/island (cm ²)	2	4	8	16
R1 (°C/W)	0.12			
R2 (°C/W)	0.5			
R3 (°C/W)	0.7			
R4 (°C/W)	0.8			
R5 (°C/W)	13			
R6 (°C/W)	37	25	20	15
C1 (W.s/°C)	0.0006			
C2 (W.s/°C)	0.0012			
C3 (W.s/°C)	0.013			
C4 (W.s/°C)	0.3			
C5 (W.s/°C)	0.75			
C6 (W.s/°C)	3	4	6	9

PowerSO-10™ MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	3.35		3.65	0.132		0.144
A (*)	3.4		3.6	0.134		0.142
A1	0.00		0.10	0.000		0.004
B	0.40		0.60	0.016		0.024
B (*)	0.37		0.53	0.014		0.021
C	0.35		0.55	0.013		0.022
C (*)	0.23		0.32	0.009		0.0126
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
E	9.30		9.50	0.366		0.374
E2	7.20		7.60	0.283		300
E2 (*)	7.30		7.50	0.287		0.295
E4	5.90		6.10	0.232		0.240
E4 (*)	5.90		6.30	0.232		0.248
e		1.27			0.050	
F	1.25		1.35	0.049		0.053
F (*)	1.20		1.40	0.047		0.055
H	13.80		14.40	0.543		0.567
H (*)	13.85		14.35	0.545		0.565
h		0.50			0.002	
L	1.20		1.80	0.047		0.070
L (*)	0.80		1.10	0.031		0.043
α	0°		8°	0°		8°
α (*)	2°		8°	2°		8°

(*) Muar only POA P013P




VND830ASP


PowerSO-10™ SUGGESTED PAD LAYOUT



TUBE SHIPMENT (no suffix)



TAPE AND REEL SHIPMENT (suffix "13TR")



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>

