

June 1995


DESCRIPTION

The SSI 73K321L is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.23 and V.21 compatible modem, capable of 0-300 bit/s full-duplex or 0-1200 bit/s half-duplex operation over dial-up telephone lines. The 73K321L provides 1200 bit/s operation in V.23 mode and 300 bit/s in V.21 mode. The SSI 73K321L also can both detect and generate the 2100 Hz answer tone needed for call initiation. The SSI 73K321L integrates analog, digital, and switched-capacitor array functions on a single substrate,offering excellent performance and a high level of functional integration in a single 28-or 22-pin DIP configuration. The SSI 73K321L operates from a single +5V supply with very low power consumption.

The SSI 73K321L includes the FSK modulator/demodulator functions, call progress and handshake tone monitor test modes, and a tone generator capable of producing DTMF, answer, calling tones. The SSI 73K321L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or via an optional serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only. (continued)

FEATURES

- One-chip CCITT V.23 and V.21 standard compatible modem data pump
- Full-duplex operation at 0-300 bit/s (V.21) or 0-1200 bit/s (V.23) forward channel with or without 0-75 bits/s back channel
- Full Duplex 0-1200 bit/s (V.23) in 4-wire mode
- Pin and software compatible with other SSI K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Serial or parallel microprocessor bus for control
- Serial port for data transfer
- Call progress, carrier, precise answer tone (2100 Hz), calling tone (1300 Hz) and FSK mark detectors
- DTMF generator
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- Space efficient 28-pin PLCC package available
- CMOS technology for low power consumption using 30 mW @ 5V from a single power supply



DESCRIPTION (continued)

The SSI 73K321L is ideal for either free standing or integral system modern applications where multi-standard data communications over the 2-wire switched telephone network is desired. Typical uses include videotex terminals, low-cost integral modems and built-in diagnostics for office automation or industrial control systems. The 73K321L's high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability in these applications. A complete modern requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. The SSI 73K321L is part of Silicon Systems K-Series family of pin and function compatible single-chip modern products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

OPERATION

FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). V.23 mode uses 1300 and 2100 Hz for the main channel and 390 and 450 Hz for the back channel. The modulation rate of the back channel is up to 75 baud. Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal.

AGC

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total receiver dynamic range of >45 dB.

PARALLEL BUS INTERFACE

Four 8-bit registers are provided for control, option select and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters. The parallel bus interface is not available with the 22-pin package.

SERIAL COMMAND INTERFACE

The Serial Command mode allows access to the SSI 73K321L control and status registers via a serial command port. In this mode the A0, A1 and A2 lines provide register addresses for data passed through the data pin under control of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines. A read operation is initiated when the $\overline{\text{RD}}$ line is taken low. The first bit is available after RD is brought low and the next seven cycles of EXCLK will then transfer out seven bits of the selected address location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK. $\overline{\text{WR}}$ is then pulsed low and data transferred into the selected register occurs on the rising edge of $\overline{\text{WR}}$.

SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, answer tone and weak received signal (long loop condition), special tones such as FSK marking and the 1300 Hz calling tone are also detected. A highly frequency selective call progress detector provides adequate discrimination to accurately detect European call progress signals.

DTMF GENERATOR

The DTMF generator will output one of 16 standard tone-pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Dialing is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

2

■ 8253965 0013660 146 ■

PIN DESCRIPTION

POWER

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
GND	28	1	1	System Ground.
VDD	15	11	ı	Power supply input, 5V $\pm 10\%$. Bypass with 0.1 and 22 μF capacitors to GND.
VREF	26	21	0	An internally generated reference voltage. Bypass with 0.1 µF capacitor to GND.
ISET	24	19	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 $M\Omega$ resistor. ISET should be bypassed to GND with a 0.1 μ F capacitor.

PARALLEL MICROPROCESSOR INTERFACE

ALE	12	-	1	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS.
AD0-AD7	4-11	-	VO	Address/data bus. These bidirectional tri-state multi- plexed lines carry information to and from the internal registers.
CS	20	-	1	Chip select. A low during the falling edge of ALE on this pin allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if CS (latched) is not active. The state of CS is latched on the falling edge of ALE.
CLK	1	2	0	Output clock. This pin is the output of the crystal oscillator frequency only in the SSI 73K321.
ĪNT	17	13	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	14	-	I	Read. A low requests a read of the SSI 73K321L internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	25	20	l	Reset. An active high signal high on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.

PARALLEL MICROPROCESSOR INTERFACE (continued)

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
WR	13	-	1	Write. A low on this informs the SSI 73K321L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of \overline{WR} . No data is written unless both \overline{WR} and the latched \overline{CS} are low.

SERIAL MICROPROCESSOR INTERFACE

A0-A2	-	5-7	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA	-	8	I/O	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.
RD	-	10	I	Read. A low on this input informs the SSI 73K321L that data or status information is being read by the processor. The falling edge of the RD signal will initiate a read from the addressed register. The RD signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the RD signal is active.
WR	-	9	l	Write. A low on this input informs the SSI 73K321L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{\rm WR}$ low. Data is written on the rising edge of $\overline{\rm WR}$.

Note:

In the serial, 22-pin version, the pins AD0-AD7, ALE and \overline{CS} are removed and replaced with the pins; A0, A1, A2, DATA, and an unconnected pin. Also, the \overline{RD} and \overline{WR} controls are used differently.

The Serial Control mode is provided in the 28-pin version by tying ALE high and \overline{CS} low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.

DTE USER INTERFACE

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
EXCLK	19	15	ı	External Clock. Used for serial control interface to clock control data in or out of the 73K321L.
RXCLK	23	18	0	Receive Clock. A clockwhich is 16 x 1200, or 16 x 75 in V.23 mode, or 16 x 300 baud data rate is output in V.21.
RXD	22	17	O/ Weak Pull-up	Received Digital Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in Synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	18	14	0	Transmit Clock. TXCLK is always active. In V.23 mode the output is either a 16×1200 baud clock or 16×75 baud, in V.21 mode the clock is 16×300 baud.
TXD	21	16	1	Transmit Digital Data Input. Serial data for transmission is input on this pin. In Asynchronous modes (1200 or 300 baud) no clocking is necessary.

ANALOG INTERFACE AND OSCILLATOR

RXA	27	22	I	Received modulated analog signal input from the phone line.
TXA	16	12	0	Transmit analog output to the phone line.
XTL1 XTL2	2 3	3 4	I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz Parallel mode crystal and two load capacitors to Ground. XTL2 can also be driven from an external clock.

REGISTER DESCRIPTIONS

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0 and A1 address lines in Serial mode, or the AD0 and AD1 lines in Parallel mode. The AD0 and AD1 lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls

the interface between the microprocessor and the SSI 73K321L internal state. DR is a detect register which provides an indication of Monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:

REGISTER BIT SUMMARY

		ADDRESS				DATA BIT	NUMBER			
REGISTE	R	AD2 - AD0	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CR0	000	TRANSMIT MODE 4	0	TRANSMIT MODE 3	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CRI	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	ADD PH. EQ. (V.23)	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	x	x	RECEIVE DATA	x	CARRIER DETECT	SPECIAL TONE	CALL PROGRESS	LONG LOOP
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT CALLING TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2/ V.23 FDX	DTMF1	DTMF0/ ANSWER/SPEC TONE SELECT
ID REGISTER	ID	110	ID	αı	ID	ID	x	x	x	x

NOTE: When a register containing reserved control bits is written into, the reserved bits

must be programmed as 0's.

X = Undefined, mask in software

REGISTER ADDRESS TABLE

		ADDRESS				DATA BIT	NUMBER				
REGISTE	R	AD2 - AD0	D7	D6	D5	D4	DS	D2	D1	DO	
CONTROL REGISTER 0	CRO	000	TRANSMIT MODE 4	0	TRANSMIT MODE 3	TRANSMIT MODE 2	0	TRANSMIT MODE 0	TRANSMIT ENABLE	ORIGINATE/ ANSWER	
			0=V.23 FSK 1=V.21 FSK		1100=	PWR DOWN PSK TRANSMIT DTMF, (CALL PROGRESS	S DETECTION	0=DISABLE TXA OUTPUT 1=ENABLE TXA OUTPUT	1=ORIGINATE	1200 BIT/S, '5 BIT/S 75 BIT/S,
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	ADD PH. EQ.	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
			00=TX [01=TX A 10=TX A 11=TX S	ALTERNATE MARK	0=DISABLED 1=ENABLED	0≃NORMAL EQ. 1≖ADD EXTRA PHASE EQ. IN V.23	0≖XTAL 1≖ NOT SUPPORTED I THIS DEVICE	0=NORMAL 1=RESET N	10=REMO LOOP 11=LOGAI	OG LOOPBACK TE DIGITAL BACK	•
DETECT REGISTER	DR	010	х	x	RECEIVE DATA	x	CARRIER DETECT	SPECIAL TONE	CALL PROGRESS	LONG LOOP	
					OUTPUTS RECEIVED DATA STREAM	I		— 0=CONDITION 1=CONDITION	NOT DETECTED		l
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT CALLING TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2/ V.23 FDX	DTMF1	DTMF0/ SPECIAL TONE	
			RXD PIN 0=NORMAL 1=TRI STATE	0≖OFF 1≖ON	0=OFF 1=ON	0=DATA 1=TX DTMF	DUA INAT OTH 0=H/ 1=Al	T GODE FOR 1 OF LL TONE COMB- TIONS. OVERIDES IER TRANSMIT MI LL T	DDES	BY SPECIAL 1=ANSWER TOI EITHER 2100 1300 Hz (IN A	ILL BE INDICA TONE BIT IN D NE FREQ.=210 Hz (IN ORIG.)
ID REGISTER	10	110	ID.	ID	ID	ID	х	x	×	х	

00XX=73K212L, 322L, 321L 01XX=73K221L, 302L 10XX=73K222L 1100=73K224L 1110=73K324L

X = Undefined, mask in software

0 = Only write zero to these locations

CONTROL REGISTER 0

	D7		D6		D5)4	D3	D2	D1	D0				
CR0 000	TRANS MODI		0		ANSM ODE :			NSMIT DE 2	I I I I I I I I I I I I I I I I I I I		ANSWER/ ORIGINATE					
BIT N	10.		NAME		C	ON	DITIO	N	DESCRIPTION	ON						
D0			Answer/ 0 Selects Answer mode in V.21 (transmit in high receive in low band) or in V.23 mode, receive 1200 bit/s and transmit at 75 bit/s.													
							1		receive in hig and transmit	h band) or in at 1200 bit/s	V.23 mode, re . If in V.23 ar	nit in low band, ceive at 75 bit/s nd D2 of TR=1, e configuration.				
									Note: This bit works with TR bit D0 to program special tones detected in Tone Register. See detect and tone registers.							
D1		_	ransm		0				Disables tran	nsmit output a	it TXA.					
			Enable	•			1		Enables tran	smit output a	t TXA.					
:									Note: Answ enable.	er tone and	DTMF TX cor	ntrol require TX				
D7, C)5, D4,	T	ransm		D7	D5	D4	D2								
D2			Mode		0	0	0	0	Power Down							
					0	0	0	1	Transmit DTMF							
					0	1	1	0	0 V.23 Mode							
					1	1	1	0	0 V.21 Mode							
D6, D)3		Unuse	d		NA	i		Not used; mi	ust be written	as "Ø".					

CONTROL REGISTER 1

		D7	ı	D 6	D5	D4	D3	D2	D1	D0			
CR1 001		NSMIT ITERN 1	PAT	NSMIT TERN 0	TERN DETECT		CLK CONTROL (WRITE 0)	RESET	TEST MODE 1	TEST MODE 0			
BIT NO) .	NAM	IE	CON	IDITION	DESCRIPTION							
D1, D0		Test M	lode		1 D0								
				C	· · · · · · · · · · · · · · · · · · ·		ormal Operatir						
				C) 1	signal bac use the sa	Analog Loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to use the same center frequency as the transmitter. To squelch the TXA pin, transmit enable must be forced low.						
				1	0	Not used.							
				1	1		cal digital loopl d continues to						
D2		Res	et		0	Selects no	rmal operation	n					
			:		1	Resets modem to power down state. All control register bits (CR0, CR1, Tone) are reset to zero. The output of the clock pin will be set to the crystal frequency.							
D3		CLK Co (Clock C		Pro	gram as 0		Not supported in the SSI 73K321.See the TXCLK and RXCLK pin descriptions for 16x the data rate clocks.						
D4		Add Ph	. Eq.		0	Selects normal equalization.							
·					1	In V.23 mode, additional phase equalization is added to the main channel filters when D4 is set to 1.							
D5		Enable (Intern			0	Disables interrupt at INT pin. All interrupts are normally disabled in Power Down modes.							
					1	Enables INT output. An interrupt will be generated to a change in status of DR bits D1-D3. The special tone call progress detect interrupts are masked when the enable bit is set. Carrier detect is masked when TX DT is activated. All interrupts will be disabled if the device in Power Down mode.							
D7, D6	3			D	7 D6								
		Transmit Pattern		0 0			ormal data tra e TXD pin.	nsmission	as controlle	ed by the			
				() 1	Selects an alternating mark/space transmit pattern for modem testing.							
				1	0	Selects a constant mark transmit pattern.							
				1	1	Selects a	constant spac	e transmit _l	pattern.				

DETECT REGISTER

	D	7	D6	D5	D4		D3	D2	D1	D0		
DR 010	>	<	Х	RECEIVE DATA	Х		CARR. DETECT	SPECIAL TONE	CALL PROG.	LONG LOOP		
BIT NO) .	N	IAME	CONDITIO	ITION DESCRIPTION							
D0		Lor	ng Loop	0	ind	dicat	es normal red	ceived signal.				
				1	ind	dicat	es low receiv	ed signal leve	I.			
D1			Progress	0	No	cal	progress tor	ne detected.				
		L	Petect	1	pre	ogre	ss detection of	of call prog circuitry is active call progress	ated by er	ergy in the		
D2		-	cial Tone Detect	0				ected as progree Register bit		,		
				1	Sp	ecia	I tone detect	ed. The detec	ted tone is	:		
					(1)		00 Hz answei V.21 Originat	rtone if D0 of 1 e mode.	TR=1 and th	ne device is		
					(2)			tone if D0 of T Answer mode		ie device is		
					(3)		FSK mark for if D0 of TR =	the mode the 0.	device is se	et to receive		
					NO	OTE	: Tolerance o	on special tone	es is ±3%.			
D3	Ì	Carri	er Detect	0	No	No carrier detected in the receive channel.						
				1		dicat ann		as been dete	ected in th	e received		
D4		U	nused	Undefined	Not used in the 73K321L. Mask in software.							
D5			eceive Data		da	ıta is	the same as	ts the received that output or RXD is tri-state	the RXD			
D6, D7		No	t Used	Undefined	Ma	ask i	n software.		·			

TONE REGISTER

	D7	•	D6		D:	5		D4	D3	D2	D1			D0
TR 011	RXI OUTP CONT	UT		CALLING ANSWER			RANSMIT DTMF	DTMF 3	DTMF 2/ V.23 4W/FDX	DTMF	= 1	ANS SF	TMF 0/ S. TONE/ PECIAL NE/ SEL	
BIT	NO.	NAME CONDITION						DESCRI	PTION			·		
D0		DTMF 0/ D6 D5 D4 D0					0	D0 intera	acts with bi	its D6, D5,	D4, and	CR0	as s	shown.
		Answer Tone/ X X 1 X					<	Transmit	DTMF tor	nes.				
		Special Tone/ Detect/Select)	Mark of a in D2 of		ode selecte	d in CRO) is to	be c	letected
				Х	Х	0	1			ne will be de selected in		in D2	of D	R if V.21
										e will be de de is selec			of Di	R if V.21
				Х	1	0 ()	Transmit	2225 Hz a	answer ton	e in Ans	wer r	node	€.
				Х	1	0	1	Transmit	2100 Hz (answer ton	e in Ans	wer r	node	∍.
				1	CR0		TR							
D2		ַ	TMF2/	D7 [5 D4	D2	D2							
		V.2	3 4W/FDX	0	1 1	0	0	2-wire ha	alf duplex					
				0	1 1	0	1	4-wire fu	ll duplex					
				D3	D2	D1 D	0							
D3, [D1, [TMF 3, 2, 1, 0	0 1	0	0 0	1	transmitt	ed when T	OTMF tone X DTMF (T et. Tone e	R bit D4)	and a	TXe	
								KEYBO		DTMF C			TON	_
								EQUIV	ALENT	D3 D2 D	-	LC)W	HIGH
1								1		0 0 0			97	1209
								2		0 0 1			97	1336
								3		0 0 1			97 70	1477
								5		0 1 0			70 70	1209 1336
								6		0 1 1			70	1477
								7	-	0 1 1			52	1209
								8		1 0 0			5 <u>-</u> 52	1336
								9		1 0 0) 1		52	1477
								C)	1 0 1	0	94	41	1336

TONE REGISTER (continued)

BIT NO.	NAME	CONDITION	DESCRIPTION						
D3, D2,			KEYBOARD	Dī	MF	CO	DE	TO	NES
D1, D0			EQUIVALENT	D3	D2	D1	D0	LOW	HIGH
(cont.)			*	1	0	1	1	941	1209
			#	1	1	0	0	941	1477
:			Α	1	1	0	1	697	1633
			В	1	1	1	0	770	1633
			С	1	1	1	1	852	1633
			D	0	0	0	0	941	1633
D4	Transmit	0	Disabled DTMF.						
	DTMF	1	Activates DTMF. The selected DTMF tones are transmitted continuously when this bit is high. TX DTMI overrides all other transmit functions.						
D5	Transmit	0	Disables answer t	one g	jene	rato	r.		
	Answer Tone	1	Enables answer to will be transmitted able bit is set. The	d con	tinuc	ously	/ whe	n the tran	ısmit en-
D6	Transmit	0	Disables calling to	one g	ener	ator			
	Calling Tone	1	Transmit calling to	one in	eith	er n	node.		
D7	RXD Output	0	Enables RXD pin.	Rece	eive	data	will I	oe output	on RXD.
	Control 1 Disables RXD pin. The RXD pin reverts to a hance with internal weak pull-up resistor.						h imped-		

ID REGISTER

	D7	,	D6		D	5		D4 D3 D2 D1			D0	
ID 110	ID		ID		ļ	D		ID X		Х	Х	х
BIT	NO.	N	NAME		CONDITION			DESCRIPTION				
				D	7 D6	D5 I	D4	Indicates Device:				
D7, [D6, D5	D	evice	0	0	X	Χ	SSI	73K212L, 7	3K321L or 7	3K322L	
D4		lden	tification	0	1	Х	X	SSI	73K221L or	73K302L		-
		Siç	ınature	1	0	Х	Χ	SSI 73K222L				
				7	1	0	0	SSI 73K224L				
				1	1	1	0	SSI 73K324L				
D3-D	00	No	t Used	·	Unde	efined		Mask in software.				

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	
VDD Supply Voltage	14V	
Storage Temperature	-65 to 150°C	
Soldering Temperature (10 sec.)	260°C	
Applied Voltage	-0.3 to VDD+0.3V	

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	٧
TA, Operating Free-Air Temperature		-40		+85	°C
Clock Variation (11.0592 MHz) Crystal or external clock		-0.01		+0.01	%
External Components (Refer to	Application section for placement.)				
VREF Bypass Capacitor	(External to GND)	0.1			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	ΜΩ
ISET Bypass Capacitor	(ISET pin to GND)	0.1			μF
VDD Bypass Capacitor 1	(External to GND)	0.1			μF
VDD Bypass Capacitor 2	(External to GND)	22			μF
XTL1 Load Capacitor	Depends on crystal characteristics;			40	pF
XTL2 Load Capacitor	from pin to GND			20	

DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	ISET Resistor = 2 MΩ				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 kHz			3	mA
Digital Inputs					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	٧
All other inputs		2.0		VDD	٧
VIL, Input Low Voltage		0		0.8	٧
IIH, Input High Current	VI = VIH Max			100	μA
IIL, Input Low Current	VI = VIL Min	-200			μΑ
Reset Pull-down Current	Reset = VDD	1		50	μА
Input Capacitance	All Digital Input Pins			10	pF
Digital Outputs					
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	٧
VOL, Output Low Voltage	IO MAX = 1.6 mA			0.4	٧
VOL, CLK Output	IO = 3.6 mA			0.6	٧
RXD Tri-State Pull-up Curr.	RXD = GND	-1		-50	μΑ
CMAX, CLK Output	Maximum Capacitive Load			15	рF

DYNAMIC CHARACTERISTICS AND TIMING

(TA = -40°C to +85°C, VDD = Recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
FSK Modulator					
Output Freq. Error	CLK = 11.0592 MHz	-0.35		+0.35	%
Transmit Level	Transmit Dotting Pattern	-11	-10	-9	dBm0
Harmonic Distortion THD in the alternate band FSK in 700-2900 Hz band			-60	-50	dB
Output Blas Distortion	Transmit Dotting Pattern in ALB @ RXD		±3		%
Total Output Jitter	Random Input in ALB @ RXD	-10		+10	%

NOTE: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path to the line.

2 dB gain in the Receive path from the line.

Refer to the Basic Box Modern diagram in the Applications section for the DAA design.

	•				
DTMF Generator					
Freq. Accuracy		-0.25		+0.25	%
Output Amplitude	Low Band, CR0 bit D2=1	-10	-9	-8	dBm0
Output Amplitude	High Band, CR0 bit D2=1	-8	-7	-6	dBm0
Twist	High-Band to Low-Band, as above	1.0	2.0	3.0	dB
Long Loop Detect	Not valid for V.23 back channel	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		43		dB
Call Progress Detector				1	
Detect Level	-3 dB points in 285 and 675 Hz	-38			dBm0
Reject Level	Test signal is a 460 Hz sinusoid			-45	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP			40	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP			40	ms
Hysteresis		2			dB
Carrier Detect					
Threshold	Single Tone	-48		-43	dBm0
Delay Time					
V.21		10		20	ms
V.23 Forward Channel		6		12	ms
V.23 Back Channel		25		40	ms
Hold Time					
V.21		6		20	ms
V.23 Forward Channel		3		8	ms
V.23 Back Channel		10		25	ms
Hysteresis		2			dB

DYNAMIC CHARACTERISTICS AND TIMING (continued)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Special Tone Detectors					
Detect Level	See definitions for TR bit D0 mode	-48		-43	dBm0
Delay Time	-70 dBm0 to -30 dBm0 Step				
2100 Hz answer tone		10		25	ms
1300 Hz calling tone		10		25	ms
390 Hz V.23 back channel mark		20		65	ms
980 or 1650 Hz V.21 marks		10		25	ms
Hold Time	-30 dBm0 to -70 dBm0 Step				
2100 Hz answer tone		4		15	ms
1300 Hz calling tone		3		10	ms
390 Hz V.23 back channel mark		10		25	ms
980 or 1650 Hz V.21 marks		5		15	ms
Hysteresis		2			dB
Detect Freq. Range	Any Special Tone	-3		+3	%
Output Smoothing Filter					
Output load	TXA pin; FSK Single Tone out for THD = -50 dB	10			kΩ
	in 0.3 to 3.4 kHz	<u> </u>		50	pF
Out of Band Energy	Frequency >12 kHz in all modes			-60	dBm0
Output Impedance	TXA pin, TXA Enabled		20	50	Ω
Clock Noise	TXA pin; 76.8 kHz or 122.88 kHz in V.23 main channel		0.1	0.4	mVrms


DYNAMIC CHARACTERISTICS AND TIMING (continued)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT		
Timing (Refer to Timing Diagrams)							
TAL	CS/Addr. setup before ALE Low	25			ns		
TLA	CS/Addr. hold after ALE Low	20			ns		
TLC	ALE Low to RD/WR Low	30			ns		
TCL	RD/WR Control to ALE High	-5			ns		
TRD	Data out from RD Low	0		140	ns		
TLL	ALE width	30			ns		
TRDF	Data float after RD High	0		5	ns		
TRW	RD width	200		25000	ns		
TWW	WR width	140		25000	ns		
TDW	Data setup before WR High	40			ns		
TWD	Data hold after WR High	10			ns		
TCKD	Data out after EXCLK Low			200	ns		
TCKW	WR after EXCLK Low	150			ns		
TDCK	Data setup before EXCLK Low	150			ns		
TAC	Address setup before control*	50			ns		
TCA	Address hold after control*	50			ns		
TWH	Data Hold after EXCLK	20					
* Control for setup is the falling edge of RD or WR. Control for hold is the falling edge of RD or the rising edge of WR.							

NOTE: Asserting ALE, $\overline{\text{CS}}$, and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

TIMING DIAGRAMS







18

■ 8253965 0013676 503 ■

APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ± 5 or ± 12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the Serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

DIRECT ACCESS ARRANGEMENT (DAA)

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal Common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5V supply. Because DTMF tones utilize a higher amplitude than data, these

signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

DESIGN CONSIDERATIONS

Silicon Systems' 1-chip modern products include all basic modern functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

20

8253965 0013678 386 🖿

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a Parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within ±0.01% accuracy.

In order for a Parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modern should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.1 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modern IC's should have both high frequency and low frequency bypassing as close to the package as possible.

MODEM PERFORMANCE CHARACTERISTICS


The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.


BER vs. S/N


This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a DPSK modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

BER vs. Receive Level

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.








- "EQ On" Indicates bit CR1 D4 is set for additional phase equalization.
- ** = 73K302L performance is similar to that of the 73K322L. V.23 operation corresponds to Bell 202.

22

PACKAGE PIN DESIGNATIONS

(TOP VIEW)

CAUTION: Use handling procedures necessary for a static sensitive component.



ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 73K321L		
28-Pin 5V Supply		
Plastic Dual-In-Line	73K321L-IP	73K321L-IP
Plastic Leaded Chip Carrier	73K321L-IH	73K321L-IH
SSI 73K321L		
22-Pin 5V Supply		
Plastic Dual-In-Line	73K321SL-IP	73K321SL-IP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022, (714) 573-6000, FAX: (714) 573-6914

23

Protected by the following patents: (4,691,172) (4,777,453) ©1989 Silicon Systems, Inc.

06/29/95 - rev.

■ 8253965 0013681 970 **■**