



Integrated Device Technology, Inc.

# SELF-TIMED BiCMOS ECL STATIC RAM 256K (64K x 4-BIT) STRAM

IDT10506RL  
IDT100506RL  
IDT101506RL

## FEATURES:

- 65,536-words x 4-bit organization
- Self-Timed Write, with registers on inputs and latches on outputs
- Balanced Read/Write cycle time: 12/15ns
- Access time: 12/15 ns (max.)
- Low power dissipation: 800mW (typ.)
- Fully compatible with ECL logic levels
- Through-hole DIP and surface-mount packages

cess memories organized as 16K x 4, with inputs and outputs fully compatible with ECL levels. Clocked registers on inputs and latches on outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs, providing easier design and improved system level cycle times.


Inputs are captured by the leading edge of an externally supplied differential clock. The small input valid window required means more margin for system skews. Logic-to-memory propagation delay is included in device cycle time calculation, allowing this device to deliver better system performance than asynchronous SRAMs and glue logic.

Write timing is controlled internally based on the clock. Write Enable has no special requirements. The device allows balanced read and write cycle times, and reads and writes can be inserted in any order.

## DESCRIPTION:

The IDT10506RL, IDT100506RL and IDT101506RL are 262,144-bit high-speed BiCMOS™ ECL static random ac-

## FUNCTIONAL BLOCK DIAGRAM



2788 drw 01

BiCMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990



© 1990 Integrated Device Technology, Inc.

5.11~ /


D8C-8014/1

1

**PIN CONFIGURATION**



**400-Mil-Wide  
CERAMIC PACKAGE  
C32**




**300-Mil-Wide  
PLASTIC SOJ PACKAGE  
Y32**

**PIN DESCRIPTION**

| Symbol         | Pin Name                               |
|----------------|--|
| A0 through A15 | Address Inputs                         |
| D0 through D3  | Data Inputs                            |
| Q0 through Q3  | Data Outputs                           |
| WE             | Write Enable Input                     |
| CS             | Chip Select Input (Internal pull down) |
| CLK, CLK       | Differential Clock Inputs              |
| VBB            | Reference Voltage Output (=1.32V)      |
| VEE            | More Negative Supply Voltage           |
| Vcc            | Less Negative Supply Voltage           |
| NC             | No Connect - not internally connected  |

2788 tbl 01

**LOGIC SYMBOL**



2788 drw 05

**AC OPERATING RANGES<sup>(1)</sup>**

| I/O  | VEE              | Temperature                           |
|------|------------------|---------------------------------------|
| 10K  | -5.2V ±5%        | 0 TO 75°C, air flow exceeding 2 m/sec |
| 100K | -4.5V ±5%        | 0 TO 85°C, air flow exceeding 2 m/sec |
| 101K | -4.75V to -5.46V | 0 TO 75°C, air flow exceeding 2 m/sec |

NOTE: 2788 tbl 02

1. Referenced to Vcc

**CAPACITANCE (TA=+25°C, f=1.0MHz)**

| Symbol | Parameter                        | DIP  |      | SOJ  |      | Unit |
|--------|----------------------------------|------|------|------|------|------|
|        |                                  | Typ. | Max. | Typ. | Max. |      |
| CINCLK | Input Capacitance CLK/CLK        | 6    | -    | 3    | -    | pF   |
| CIN    | Input Capacitance except CLK/CLK | 4    | -    | 3    | -    | pF   |
| COUT   | Output Capacitance               | 6    | -    | 3    | -    | pF   |

2788 tbl 03

**TRUTH TABLE<sup>(1)</sup>**

| CS | WE | CLK | Dataout <sup>(2)</sup> | Function   |
|----|----|-----|------------------------|------------|
| H  | X  | ↑   | L                      | Deselected |
| L  | H  | ↑   | RAM Data               | Read       |
| L  | L  | ↑   | WRITE Data             | Write      |

NOTES: 2788 tbl 04

1. H=High, L=Low, X=Don't Care  
2. DATAOUT initiated by an internal timer and gated by falling edge of CLK.

**ECL-10K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol | Rating                               | Value        | Unit |
|--------|--------------------------------------|--------------|------|
| VTERM  | Terminal Voltage With Respect to GND | +0.5 to -7.0 | V    |
| TA     | Operating Temperature                | 0 to +75     | °C   |
| TBIAS  | Temperature Under Bias               | -55 to +125  | °C   |
| TSTG   | Storage Temperature                  | -65 to +150  | °C   |
|        | Ceramic Plastic                      | -55 to +125  |      |
| PT     | Power Dissipation                    | 2.0          | W    |
| IOUT   | DC Output Current (Output High)      | -50          | mA   |

2788 tbl 05

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-10K DC ELECTRICAL CHARACTERISTICS**

(V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>A</sub> = 0 to +75°C, air flow exceeding 2 m/sec)

| Symbol           | Parameter                     | Test Conditions   | Min. (B)                | Typ. <sup>(1)</sup> | Max. (A)                | Unit | T <sub>A</sub>      |   |
|------------------|-------------------------------|---|-------------------------|---------------------|-------------------------|------|---------------------|---|
| V <sub>OH</sub>  | Output HIGH Voltage           | V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>      | -1000<br>-960<br>-900   | -885                | -840<br>-810<br>-720    | mV   | 0°C<br>25°C<br>75°C |   |
| V <sub>OL</sub>  | Output LOW Voltage            | V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>      | -1870<br>-1850<br>-1830 | -                   | -1665<br>-1650<br>-1625 | mV   | 0°C<br>25°C<br>75°C |   |
| V <sub>OHc</sub> | Output Threshold HIGH Voltage | V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>      | -1020<br>-980<br>-920   | -                   | -                       | mV   | 0°C<br>25°C<br>75°C |   |
| V <sub>OLc</sub> | Output Threshold LOW Voltage  | V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>      | -                       | -                   | -1645<br>-1630<br>-1605 | mV   | 0°C<br>25°C<br>75°C |   |
| V <sub>IH</sub>  | Input HIGH Voltage            | Guaranteed Input Voltage High for All Inputs <sup>(2)</sup> | -1145<br>-1105<br>-1045 | -                   | -840<br>-810<br>-720    | mV   | 0°C<br>25°C<br>75°C |   |
| V <sub>IL</sub>  | Input LOW Voltage             | Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>  | -1870<br>-1850<br>-1830 | -                   | -1490<br>-1475<br>-1450 | mV   | 0°C<br>25°C<br>75°C |   |
| I <sub>IH</sub>  | Input HIGH Current            | V <sub>IN</sub> = V <sub>IHA</sub>                          | C <sub>S</sub>          | -                   | -                       | 220  | μA                  | - |
|                  |                               |   | Others                  | -                   | -                       | 110  | μA                  | - |
| I <sub>IL</sub>  | Input LOW Current             | V <sub>IN</sub> = V <sub>ILB</sub>                          | C <sub>S</sub>          | 0.5                 | -                       | 170  | μA                  | - |
|                  |                               |   | Others                  | -50                 | -                       | 90   | μA                  | - |
| IEE              | Supply Current                | All Inputs and Outputs Open <sup>(2)</sup>                  | -280                    | -220                | -                       | mA   | -                   |   |

2788 tbl 06

**NOTES:**

1. Typical parameters are specified at V<sub>EE</sub> = -5.2V, T<sub>A</sub> = +25°C and maximum loading.
2. Except CLK and  $\overline{\text{CLK}}$ , one of which is tied low and one is tied high.

**ECL-100K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol | Rating                               | Value        | Unit        |
|--------|--------------------------------------|--------------|-------------|
| VTERM  | Terminal Voltage With Respect to GND | +0.5 to -7.0 | V           |
| TA     | Operating Temperature                | 0 to +85     | °C          |
| TBIAS  | Temperature Under Bias               | -55 to +125  | °C          |
| TSTG   | Storage Temperature                  | Ceramic      | -65 to +150 |
|        |                                      | Plastic      | -55 to +125 |
| PT     | Power Dissipation                    | 2.0          | W           |
| IOUT   | DC Output Current (Output High)      | -50          | mA          |

2788 b1 07

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL = 50Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

| Symbol | Parameter                     | Test Conditions   | Min. (B) | Typ. <sup>(1)</sup> | Max. (A) | Unit |    |
|--------|-------------------------------|---|----------|---------------------|----------|------|----|
| VOH    | Output HIGH Voltage           | V IN = V IHA or V ILB                                       | -1025    | -955                | -880     | mV   |    |
| VOL    | Output LOW Voltage            | V IN = V IHA or V ILB                                       | -1810    | -1715               | -1620    | mV   |    |
| VOHC   | Output Threshold HIGH Voltage | V IN = V IHB or V ILA                                       | -1035    | -                   | -        | mV   |    |
| VOLC   | Output Threshold LOW Voltage  | V IN = V IHB or V ILA                                       | -        | -                   | -1610    | mV   |    |
| VIH    | Input HIGH Voltage            | Guaranteed Input Voltage High for All Inputs <sup>(2)</sup> | -1165    | -                   | -880     | mV   |    |
| VIL    | Input LOW Voltage             | Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>  | -1810    | -                   | -1475    | mV   |    |
| I IH   | Input HIGH Current            | V IN = V IHA  | CS       | -                   | -        | 220  | μA |
|        |                               |   | Others   | -                   | -        | 110  |    |
| I IL   | Input LOW Current             | V IN = V ILB  | CS       | 0.5                 | -        | 170  | μA |
|        |                               |   | Others   | -50                 | -        | 90   |    |
| IEE    | Supply Current                | All Inputs and Outputs Open <sup>(2)</sup>                  | -260     | -200                | -        | mA   |    |

2788 b1 08

**NOTES:**

1. Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.
2. Except CLK and CLK, one of which is tied low and one is tied high.

5

**ECL-101K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol | Rating                                  | Value        | Unit |
|--------|---|--------------|------|
| VTERM  | Terminal Voltage<br>With Respect to GND | +0.5 to -7.0 | V    |
| TA     | Operating Temperature                   | 0 to +75     | °C   |
| TBIAS  | Temperature Under Bias                  | -55 to +125  | °C   |
| TSTG   | Storage Temperature                     | -65 to +150  | °C   |
|        | Ceramic Plastic                         | -55 to +125  |      |
| PT     | Power Dissipation                       | 2.0          | W    |
| IOUT   | DC Output Current<br>(Output High)      | -50          | mA   |

2788 01 09

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-101K DC ELECTRICAL CHARACTERISTICS**

(V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>A</sub> = 0 to +75°C, air flow exceeding 2 m/sec)


| Symbol           | Parameter                     | Test Conditions   | Min. (B) | Typ. <sup>(1)</sup> | Max. (A) | Unit |    |
|------------------|-------------------------------|---|----------|---------------------|----------|------|----|
| V <sub>OH</sub>  | Output HIGH Voltage           | V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>      | -1025    | -955                | -880     | mV   |    |
| V <sub>OL</sub>  | Output LOW Voltage            | V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>      | -1810    | -1715               | -1620    | mV   |    |
| V <sub>OHc</sub> | Output Threshold HIGH Voltage | V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>      | -1035    | —                   | —        | mV   |    |
| V <sub>OLc</sub> | Output Threshold LOW Voltage  | V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>      | —        | —                   | -1610    | mV   |    |
| V <sub>IH</sub>  | Input HIGH Voltage            | Guaranteed Input Voltage High for All Inputs <sup>(2)</sup> | -1165    | —                   | -880     | mV   |    |
| V <sub>IL</sub>  | Input LOW Voltage             | Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>  | -1810    | —                   | -1475    | mV   |    |
| I <sub>IH</sub>  | Input HIGH Current            | V <sub>IN</sub> = V <sub>IHA</sub>                          | CS       | —                   | —        | 220  | μA |
|                  |                               | Others  | —        | —                   | 110      |      |    |
| I <sub>IL</sub>  | Input LOW Current             | V <sub>IN</sub> = V <sub>ILB</sub>                          | CS       | 0.5                 | —        | 170  | μA |
|                  |                               | Others  | —        | -50                 | —        | 90   |    |
| IEE              | Supply Current                | All Inputs and Outputs Open <sup>(2)</sup>                  | -280     | -220                | —        | mA   |    |

2788 01 10

**NOTES:**


1. Typical parameters are specified at V<sub>EE</sub> = -5.2V, T<sub>A</sub> = +25°C and maximum loading.
2. Except CLK and  $\overline{\text{CLK}}$ , one of which is tied low and one is tied high.

**AC TEST LOAD CONDITION**



2788 drw 06

**AC TEST INPUT PULSE**



Note: All timing measurements are referenced to 50% input levels.

2788 drw 07

**RISE/FALL TIME**

| Symbol | Parameter        | Test Condition | Min. | Typ. | Max. | Unit |
|--------|------------------|----------------|------|------|------|------|
| tR     | Output Rise Time | -              | -    | 2    | -    | ns   |
| tF     | Output Fall Time | -              | -    | 2    | -    | ns   |

2788 tbl 11

**FUNCTIONAL DESCRIPTION**

The IDT10496RL, IDT100496RL and IDT101496RL Self-Timed BiCMOS ECL static RAMs (STRAM) provide high speed with low power dissipation typical of BiCMOS ECL. On-chip logic additionally helps improve system performance. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

As can be seen in the Functional Block Diagram on the title page, this device contains clocked input registers to sample and hold addresses, input data, and control status. Inputs are sampled on the rising edge of the clock (CLK) input (falling edge of  $\overline{CLK}$ ). In the case of a write cycle, the memory cell is written during the clock-high time, and write data conducted to


the outputs. Output data flows out the output latch and is held into the next cycle.

**READ TIMING**

In a typical read cycle, the read address is captured by the rising edge of clock, as at ① below. Then, when clock goes low, the read data for the read address clocked in at ① is gated through the output latch to the output pins. There is a delay from falling clock to output ready, called tDR (see Read Cycle Timing). If the clock-high time (tWH) is shorter than the inherent access-time of the cell, output is guaranteed valid after the specified tACC. But if tWH is longer than the cell access-time, output data will be valid tDR after clock goes low. Thus, the time it takes from clock-to-output for any given address (the

5

**FUNCTIONAL DESCRIPTION TIMING EXAMPLE**



2788 drw 08

latency, or  $t_{ACC}$ ) is

$t_{ACC} = t_{ACC}$  or  $(t_{WH} + t_{DR})$ , whichever is larger.

The output latch takes some time to change state for the next cycle, and this time is controlled by an internal timer. Therefore, data hold time from clock high at the beginning of the cycle ( $t_{DH}$ ) is specified. If the clock-high time ( $t_{WH}$ ) is longer than the  $t_{DH}$ , then data will begin to switch immediately upon the clock-low transition and be steady at  $t_{ACC}$ .

#### DESELECT TIMING

Because the outputs are latched, they will continue to drive the output pins until a disable state is clocked through the device. The deselected state is achieved by de-asserting chip select ( $\overline{CS}$  high) at rising edge of clock. This case occurs at  $\text{ⓐ}$  below. Outputs then attain the disable state (low)  $t_{ACC}$  later. Status of other inputs do not effect the disabling of the device when chip select is de-asserted with the proper relation to clock.

#### WRITE TIMING

Write cycles are identical to read cycles, except that write enable and write data need also be supplied, with the appropriate setup and hold timing. The device has on-chip timing that handles all aspects of writing data into the addressed RAM cell without the need for external write-pulse generation. The timing logic uses an internal timer to generate the write pulse, so the falling edge of clock is not critical.

In addition to writing to the RAM cell, the write data is fed to the output register by a multiplexer, so that write data is available on the output pins in the appropriate time slot (i.e. after  $t_{ACC}$  or  $t_{WH} + t_{DR}$ ). This function is sometimes called "Transparent Write," and is useful for write-through cache applications. Thus the input data sampled at  $\text{ⓑ}$  is available on the output at the end of the cycle.

There are no restrictions on the order of read cycles and write cycles.

**AC ELECTRICAL CHARACTERISTICS** (Over the AC Operating Ranges)


| Symbol                          | Parameter <sup>(1)</sup>    | Test Condition | 10506RL12<br>100506RL12<br>101506RL12 |      | 10506RL15<br>100506RL15<br>101506RL15 |      | Unit |
|---------------------------------|-----------------------------|----------------|---------------------------------------|------|---------------------------------------|------|------|
|                                 |                             |                | Min.                                  | Max. | Min.                                  | Max. |      |
| <b>Read Cycle</b>               |                             |                |                                       |      |                                       |      |      |
| t <sub>CYC</sub>                | Cycle Time                  | —              | 12                                    | —    | 15                                    | —    | ns   |
| t <sub>ACC</sub> <sup>(2)</sup> | Access Time from Clock High | —              | —                                     | 12   | —                                     | 15   | ns   |
| t <sub>WL</sub>                 | Clock Low Pulse Width       | —              | 5                                     | —    | 6                                     | —    | ns   |
| t <sub>WH</sub>                 | Clock High Pulse Width      | —              | 5                                     | —    | 6                                     | —    | ns   |
| t <sub>SCS</sub>                | Setup Time for Chip Select  | —              | 1                                     | —    | 1                                     | —    | ns   |
| t <sub>SA</sub>                 | Setup Time for Address      | —              | 1                                     | —    | 1                                     | —    | ns   |
| t <sub>HCS</sub>                | Hold Time for Chip Select   | —              | 2.5                                   | —    | 2.5                                   | —    | ns   |
| t <sub>HA</sub>                 | Hold Time for Address       | —              | 2.5                                   | —    | 2.5                                   | —    | ns   |
| t <sub>DH</sub>                 | Data Hold from Clock Low    | —              | 2                                     | —    | 2                                     | —    | ns   |
| t <sub>DR</sub>                 | Data Ready from Clock Low   | —              | 0                                     | 5    | 0                                     | 5    | ns   |

NOTES:

1. Input and Output reference level is 50% point of waveform.
2. Access time is the larger of t<sub>ACC</sub> or t<sub>WH</sub> + t<sub>DR</sub>.

2788 Ed 12

**READ CYCLE TIMING DIAGRAM**



2788 drw 08

5



**AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)**


| Symbol                           | Parameter <sup>(1)</sup>    | Test Condition | 10506RL12<br>100506RL12<br>101506RL12 |      | 10506RL15<br>100506RL15<br>101506RL15 |      | Unit |
|----------------------------------|-----------------------------|----------------|---------------------------------------|------|---------------------------------------|------|------|
|                                  |                             |                | Min.                                  | Max. | Min.                                  | Max. |      |
| <b>Write Cycle<sup>(2)</sup></b> |                             |                |                                       |      |                                       |      |      |
| t <sub>SWE</sub>                 | Setup Time for Write Enable | -              | 1                                     | -    | 1                                     | -    | ns   |
| t <sub>SD</sub>                  | Setup Time for Data In      | -              | 1                                     | -    | 1                                     | -    | ns   |
| t <sub>HWE</sub>                 | Hold Time for Write Enable  | -              | 2.5                                   | -    | 2.5                                   | -    | ns   |
| t <sub>HD</sub>                  | Hold Time for Data In       | -              | 2.5                                   | -    | 2.5                                   | -    | ns   |

**NOTES:**

1. Input and Output reference level is 50% point of waveform.
2. All Setup, Hold, and Access timing are the same as the Read Cycle with the addition of above requirements.

2788 tbl 13


**WRITE CYCLE TIMING DIAGRAM**




2788 drw 10

**CLOCK INPUT**


The clock input circuit has been designed to accommodate both single-ended and differential mode operation. Differential mode exhibits better common-mode noise rejection and is obtained by driving both true and complement clock lines with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising-edge-active, as shown in Figures (b) and (c), respectively. V<sub>BB</sub> is designed to drive clock input only and is not intended to be used for any other purpose.



(a) Differential Mode



(b) Falling-Edge-Active Single-Ended Mode



(c) Rising-Edge-Active Single-Ended Mode

2788 dw 11

**ORDERING INFORMATION**

| IDT | XXX         | X            | XX     | X       | X                       |   |
|-----|-------------|--------------|--------|---------|-------------------------|---|
|     | Device Type | Architecture | Speed  | Package | Process/<br>Temp. Range |   |
|     |             |              |        |         | Blank                   | Commercial  |
|     |             |              |        |         | C                       | Sidebraze DIP   |
|     |             |              |        |         | Y                       | Small-outline J-bend                                      |
|     |             |              | 12     |         |                         | Speed in Nanoseconds                                      |
|     |             |              | 15     |         |                         |   |
|     |             |              |        |         | RL                      | Registered Inputs, Latched Outputs                        |
|     |             |              | 10506  |         |                         | 256K (64K x 4-bits) BiCMOS ECL-10K Self-Timed Static RAM  |
|     |             |              | 100506 |         |                         | 256K (64K x 4-bits) BiCMOS ECL-100K Self-Timed Static RAM |
|     |             |              | 101506 |         |                         | 256K (64K x 4-bits) BiCMOS ECL-101K Self-Timed Static RAM |

2788 dw 12

5