# National Semiconductor

## DS1617/DS3617 Bubble Memory Sense Amplifier

## **General Description**

The DS1617 and the DS3617 are bubble memory sense amplifiers that convert low level signals from magneto-resistive detectors of the bubble memory into TTL compatible output levels. Internal functions consist of an input bias circuit, an internally AC coupled amplifier, a high speed precision comparator, two flip-flops, a TRI-STATE\* output stage and a power fail detector.


TTL compatible control inputs allow either average-topeak or the conventional clamp and strobe (peak-to-peak) sensing of the input signal. The threshold voltage and the input bias voltage are externally adjustable allowing compatibility with different types of bubble memories.

Although specifically designed for bubble memory interfacing, they are easily adaptable for any application requiring detection of mV level signals in the 25 kHz to 4 MHz range. Typical application areas include fiber optic receivers, plated wire memory sense amplifiers and pulse discriminators.

## **Features**


- Single 12V or 12V/5V operation
- On-chip adjustable detector bias circuit
- Choice of average-to-peak or clamp and strobe sensing
- Guaranteed tight threshold limits over the specified temperature and supply voltage range
- Threshold externally adjustable over 0 mV to 20 mV range (typical)
- On-chip reference for a 3.2 mV threshold (typical)
- TRI-STATE output
- No offset nulling requirement due to on-chip AC coupling at the input
- Power fail detector with adjustable trip level senses both supplies
- Compatible with a wide range of bubble memories
- Standard 16-pin dual-in-line package

## **Block Diagram**



6-17

## **Connection Diagram**



Order Number DS1617J, DS3617J or DS3617N See NS Package J16A or N16A

## **Functional Pin Description**

#### **ANALOG INPUTS**

Differential Analog Inputs (IN + and IN -): These are high impedance inputs for bubble memory detectors. They also provide the bias current to the detectors at a constant DC voltage. The sense-amp threshold is positive with respect to the IN + input.

Bias Voltage Input ( $V_B$ ): When an external DC voltage (between 4V and 8V) is applied to this input, the internal error amplifier will adjust the bias current sources to maintain the average common-mode voltage of IN  $^+$  and IN  $^-$  inputs at this value. This input can be connected to  $V_{DD}$  to obtain an internally set bias voltage of 7V typical. This voltage is derived on-chip from a resistor divider connected across the  $V_{DD}$  supply.

Threshold Adjust Input ( $V_T$ ): An externally applied DC voltage in the range of 0V to 10V at this input will set the threshold of the sense-amplifier in the 0 mV to 20 mV range. The threshold is linearly related to this voltage.

Power Fail Adjust Input (PFA): The trip voltage of 5V and 12V supplies can be set to a fraction of their nominal values by applying an external reference voltage to this input (see graph). When precise power fail detection is not required this input may be grounded to obtain a trip voltage between 35% and 65% of the nominal supply levels (i.e., 5V and 12V).

#### ANALOG OUTPUTS

**Buffered Bubble Signal Output (BUF+):** This is the preamplifier output which is in phase with the IN<sup>+</sup> input.

It provides an amplified version of the input differential signal (X25) at a low impedance for monitoring purposes.

Internal Reference for  $V_T$  ( $V_{REF}$ ): This output, when connected to  $V_T$  input, provides a threshold of 3.2 mV typical. This voltage is derived on the chip from a potential divider connected across the  $V_{DD}$  supply. When  $V_B$  is also derived in the same fashion, the threshold will track the amplitude variations of the bubble signal resulting from the  $V_{DD}$  supply variations.

#### **DIGITAL INPUTS**

Unclamp Input (UC): A logic low level on this input causes clamping of the differential inputs of the comparator to a common voltage. When a logic high level is applied, the inputs are unclamped within a few nanoseconds (5 ns typ). The capacitive coupling of the preamplifier outputs to the inputs of the comparator enables referencing of the threshold to any point on the input waveform by using this input. This pin is shorted to  $V_{\rm CC}$  or  $V_{\rm DD}$  when the average-to-peak sensing method is used.

Strobe Input (ST): A high-to-low transition of this input causes the transfer of data from an internal latch to the output flip-flop. As long as this input is low the internal latch cannot be set by the comparator. For clamp and strobe sensing, this input can be tied to the unclamp input and used as a single UC/ST control line.

Output Disable (OD): A logic high level at this input causes the data output to go into the high impedance state (TRI-STATE).

Standby Input (SB): When the sense-amp is not in use this input can be used to reduce power consumption. A logic high level applied to this input puts the sense-amp in standby mode and TRI-STATEs the data output pin. The power fail detector circuit is not affected by this input.

#### DIGITAL OUTPUTS

Data Output (OUT): This output is high for signals crossing the threshold and low for those below the threshold. The data on this pin is valid a short time after the negative transition of the strobe signal and will remain valid until the next negative transition of the strobe signal.

Power Fail Detect Output (NPF): This output goes low when either one or both of the supplies fall below the trip voltage. It will remain low until both of the supplies fall below a minimum level which is 4V for  $V_{DD}$  and 2.8V for  $V_{CC}$ . It is an open collector output with an internal pull-up of 5 k $\Omega$  (typical). The circuit is insensitive to transients on the supplies and will typically reject a 500 ns pulse that goes 1V below the trip voltage.

#### **POWER SUPPLIES**

Analog Supply (VDD): 12V.

**Digital Supply (V\_{CC}):** 5V to 12V. This supply is internally regulated to 4.5V and hence can be tied to  $V_{DD}$  for single supply operation, but a standard 5V logic supply reduces power consumption and also permits power fail detection of the 5V supply.

Absolute Maximum Ratings (Note 1)		<b>Recommended Operating Conditions</b>				
Supply Voltages (VDD, VCC)	14V		Min	Max	Units	
Input Voltages Sense Inputs (IN +, IN -) V <sub>1</sub> input	14V 14V	V <sub>DD</sub> Supply Voltage DS1617 DS3617	10.8 11.4	13.2 12.6	v v	
V <sub>BIAS</sub> Input (V <sub>B</sub> ) Control Inputs (UN, ST, OD, SB) PFA Input	14V 14V 5.5V	V <sub>CC</sub> Supply Voltage DS1617 DS3617	4.5 4.75	13.2 12.6	v v	
Output Voltage Storage Temperature Maximum Power Dissipation* at 25°C	5.5V - 65°C to + 150°C	Temperature (T <sub>A</sub> ) DS1617 DS3617	- 55 0	125 70	°°C	
Cavity Package Molded Package	1635 mW 1687 mW	PFA Input Voltage	0	1.5 13.2	V	
Lead Temperature (Soldering, 10 seconds)	300°C	VBIAS Input Voltage (VB) VT Input Voltage (V†) (Threshold Adjust)	- 0.25	10	V	
*Derate cavity package 10.9 mW/°C above 25°C; derate molded package 13.5 mW/°C above 25°C.		Sense Input Common-Mode Voitage (V <sub>CM</sub> )	4	8	٧	
		Input Bias Current (I <sub>B</sub> ) (Into IN + and IN - Inputs)	0.1	10	mA	

## DC Electrical Characteristics (Notes 2 and 3)

	Parameter		Conditions		Min	Тур	Max	Units
ANALOG	INPUTS AND OUTPUTS							
V <sub>IB</sub>	Input Bias Voltage (at IN + and IN - Inputs)		Internal (Note 4)	I <sub>B</sub> in mA		0.588 V <sub>DD</sub> + 0.01 I <sub>B</sub>	Typ + 0.15	v
		External (Note 5)	l <sub>B</sub> in mA	Typ - 0.1	$V_B + 0.01 I_B$	Typ $+ 0.1$		
ΔV <sub>IB (temp)</sub> Input Bias Voltage			$l_B = 5 \text{ mA}$					L
	Variation with Temperature		- 55°C < T <sub>A</sub> < 125°C (DS1617)			± 10		mV
	(IN and IN Inputs)		0°C < T <sub>A</sub> < 70°C (DS3617)			±5		mV
I <sub>VT</sub>	Input Current for V <sub>T</sub> Input		$V_T = 0V \text{ to } 5V$	<u> </u>		-1	- 10	μА
I <sub>VB</sub>	Input Current for V <sub>B</sub> Input		$V_B = 4V \text{ to } 8V$			- 2	<b>– 10</b>	μΑ
V <sub>REF</sub>	Internal Reference Voltage				0.98 Typ	0.125 V <sub>DD</sub>	1.02 Typ	V
	Temperature Variation of		Set by V <sub>PFA</sub> (See Graphs)					
(V <sub>CC</sub> , V <sub>DD</sub> ) Power Fail Threshold		- 55°C < T <sub>A</sub> < 125°C (DS1617)			± 0.6		%	
			0°C < T <sub>A</sub> < 70°C (DS3617)			± 0.2		%
DIGITAL (	OUTPUTS (OUT, NPF)							_
V <sub>OH</sub>	Logical "1" Output Voltage	OUT	OD = 0.8V, SB = 0.8V, $I_{OH} = -400 \mu A$		2.4	2.8		v
		NPF	$I_{OH} = -100 \mu A$		2.4	3.8		
V <sub>OL</sub>	Logical "0" Output Voltage	OUT	$OD = 0.8V$ , $SB = 0.8V$ , $I_{OL} = 10$			0.4	0.5	
	NPF	$V_{CC} = 4V$ , $V_{DD} = 10V$ , $V_{PFA} = 1.5$ $I_{OL} = 5 \text{ mA}$	V,		0.35	0.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
I <sub>OS</sub> Output Short Circuit Current		$V_O = 0V$ , $V_{CC} = V_{DD} = Max$						
	OUT	OD = 0.8V, SB = 0.8V		- 10	- 20	- 50	mA	
		NPF	$V_{PFA} = 0V$		0.5	-1	- 1.5	↓
lop	TRI-STATE Output Current	OUT Only	OD = 2.0V, $SB = 0.8V$ or $OD = 0.8V$ , $SB = 2.0V$	$V_O = 0.4V$ $V_O = 4.0V$			- 100 100	μΑ
I <sub>PS</sub> Output Sink Current on NPF Output During Power Fail		V <sub>O</sub> = 0.5V, V <sub>PFA</sub> = 1.5V	V <sub>CC</sub> = 0V V <sub>DD</sub> = 4V	1	6		m/	
		V <sub>O</sub> = 0.5V, V <sub>PFA</sub> = 1.5V	$V_{CC} = 2.8V$ $V_{DD} = 0V$	1	6			
CONTRO	L INPUTS (UC, ST, OD, SB)							
VIH	Logical "1" Input Voltage				2			V
V <sub>IL</sub>	Logical "0" Input Voltage						0.8	V
I <sub>IH</sub>	Logical "1" Input Current		V <sub>IN</sub> = 4V				20	μΔ
I <sub>IL</sub>	Logical "0" Input Current		V <sub>IN</sub> = 0.4V				- 200	μΔ
	SUPPLY CURRENTS							
IDDA	Active V <sub>DD</sub> Supply Current		SB = 0.8V			25	45	
ICCA	Active V <sub>CC</sub> Supply Current		SB = 0.8V			10	20	] m/
I <sub>DDS</sub>	Standby V <sub>DD</sub> Supply Current		SB = 2.0V			12	25	] '"'
Iccs	Standby V <sub>CC</sub> Supply Current		SB = 2.0V			2	4	

## AC Electrical Characteristics (Note 2)

	Parameter	Conditions	Min	Тур	Max	Unit
	PUT CHARACTERISTICS					
V <sub>TH</sub>	Differential Input Threshold Voltage	V <sub>B</sub> = 7V See <i>Figure 5</i> for Test Waveforms	0.97 × Typ - 0.0005	0.00213 × V <sub>T</sub>	1.03 × Typ + 0.0005	v
V <sub>TR</sub>	Threshold Adjustment Range	DS1617 DS3617	0 to 8 0 to 10	- 0.5 to 20 - 0.5 to 20		mV mV
f <sub>BW</sub>	Preamp Bandwidth	@ ±3 dB, V <sub>B</sub> = 7V, -55°C < T <sub>A</sub> < 125°C @ ±0.1 dB, V <sub>B</sub> = 7V, -55°C < T <sub>A</sub> < 125°C	<del> </del>	0.025 to 4 0.1 to 1		мн
R <sub>iN</sub>	Differential Input Resistance	S = 3.1 18 = 11, 33 0 < 14 < 123 0		150		kΩ
C <sub>IN</sub>	Differential Input Capacitance			12		pF
ΔV <sub>TH (temp)</sub>	Threshold Variation with Temperature	$V_{DD} = 12V \frac{-55^{\circ}C < T < 125^{\circ}C \text{ (DS 1617)}}{0^{\circ}C < T < 70^{\circ}C \text{ (DS 3617)}}$		± 0.1 ± 0.05		mV mV
T <sub>PC</sub>	Effective Time Constant of Preamp AC Couplings	(From Sense Input to Comparator Inputs) UC = 3V		6	4,	μS
T <sub>CL</sub>	Clamp Circuit Time Constant	(Time Constant Associated with the Comparator Inputs when UC = 3V)		12		μS
TIMING RE	QUIREMENTS		<u> </u>			
t <sub>d</sub>	Delay Time, UC or ST Input High to Sense Input High	Figure 2	50			ns
t <sub>s</sub>	Data Set-Up Time, Sense Input High to UC or ST Input Low	Figure 2	100			ns
t <sub>pwi</sub>	Minimum Input Pulse Width at Threshold	Figure 2	100			ns
t <sub>pws</sub>	Minimum Strobe Pulse Width	Figure 2	30			ns
ton	Power-Up Time from SB Low to Full Operation				100	μS
t <sub>OFF</sub>	Power-Down Time from SB High to Reduced Power				1	μS
SWITCHING	G CHARACTERISTICS		<u> </u>			
t <sub>P</sub>	ST Input Low to Valid Data at the Output	Figures 1 and 3, OD = 0.8V, C <sub>L</sub> = 30 pF, R1 = 5k, R2 = 1k		30	50	ns
TRI-STATE (	DELAYS FROM OD TO OUT					
t <sub>LZ</sub>	Output Low to TRI-STATE			15	35	ns
hz	Output High to TRI- STATE	Figures 1 and 4		15	35	ns
ZL	Output TRI-STATE to Active Low	C <sub>L</sub> = 15 pF, R1 = 1k, R2 = 1k		15	40	ns
ZH	Output TRI-STATE to Active High			15	40	ns

Note 1: "Absolute maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" and "Recommended Operating Conditions" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of "Recommended Operating Conditions". All typical values are for V<sub>CC</sub> = 12V, V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C unless otherwise specified.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: V<sub>B</sub> pin tied to V<sub>DD</sub>.

Note 5: VB pin connected to the external bias voltage.

## **Example Threshold Calculations**

1. Find external voltage  $V_T$  to be applied for a 5 mV typical threshold. What is this tolerance of this threshold?

$$\begin{split} &V_{TH} \, (typ) = 0.00213 \, \times \, V_{T} = 0.005 V \\ &Therefore, \, V_{T} = 0.005/0.00213 = \textbf{2.347V} \\ &V_{TH} \, (min) = 0.97 \, \times \, 0.005 \, -0.0005 = 4.35 \, \text{mV} \\ &V_{TH} \, (max) = 1.03 \, \times \, 0.005 \, +0.0005 = 5.65 \, \text{mV} \\ &Hence, \, V_{TH} = 5 \, \pm 0.65 \, \text{mV} \\ &\text{and } \, \textbf{Tolerance} = \, \pm 0.65 \, \text{mV} \end{split}$$


2. Find  $V_{TH}$  and its tolerance for  $V_{DD}$  = 12V when internal reference ( $V_{BFF}$ ) is used for  $V_{T}$ .

 $V_T (typ) = V_{REF} (typ) = 0.125 \times V_{DD} = 1.5V$  $V_T (min) = V_{REF} (min) = 0.98 \times 1.5 = 1.47V$  
$$\begin{split} &V_T(\text{max}) = V_{\text{REF}}(\text{max}) = 1.02 \, \times \, 1.5 = 1.53 \text{V} \\ &V_{TH}\left(\text{typ}\right) = 0.00213 \, \times \, V_T\left(\text{typ}\right) = 3.20 \, \text{mV} \\ &V_{TH}(\text{min}) = 0.97 \, \times 0.00213 \, \times \, V_T(\text{min}) \, - 0.0005 = 2.54 \, \text{mV} \\ &V_{TH}(\text{max}) = 1.03 \, \times 0.00213 \, \times \, V_T(\text{max}) \, + 0.0005 = 3.86 \, \text{mV} \\ &\text{Hence, } V_{TH} = 3.20 \pm 0.66 \, \text{mV} \end{split}$$


Note. Since  $V_{REF}$  is directly related to  $V_{DD}$ , the  $V_{TH}$  will follow the supply variations. But as long as the input bias voltage  $V_B$  is also derived in the same way (i.e., using a potential divider across  $V_{DD}$ ), the threshold will track the amplitude changes in the bubble detector signal resulting from the  $V_{DD}$  supply variations.

### **Performance Characteristics**


Threshold Transfer Function at Various Temperatures




Threshold Transfer Function at Various Supply Voltages



#### Power Fail Trip Voltage Transfer Function for V<sub>DD</sub>



#### Power Fail Trip Voltage Transfer Function for V<sub>CC</sub>



## **AC Test Circuit and Switching Time Waveforms**




FIGURE 1. Output Load Circuit




FIGURE 2. Delay, Set-Up and Hold Times






FIGURE 3. Propagation Delay from Strobe input to Output



Note. Waveform 1 shows the output with internal conditions such that the output is low except when disabled by the output disable input. Waveform 2 shows the output with internal conditions such that the output is high except when disabled by the output disable input.

FIGURE 4. Propagation Delay from Output Disable to Output




Note. To determine the sense amplifier threshold, the input signal amplitude,  $V_{IN}$ , is varied around the set threshold value,  $V_{TH}$ , while monitoring the OUT pin on a scope. When  $V_{IN}$  is close to the threshold, the output will switch between Logic 0 and Logic 1 due to the noise on the input signal. The mid value of the threshold can be determined by adjusting  $V_{IN}$  to obtain equal brightness of high  $(V_{OH})$  and low  $(V_{OL})$  level output traces on the scope. In the above set-up, the signal is strobed after a 300 ns delay to allow for any overshoot or transients to settle. This method results in accurate threshold measurement that is relatively independent of input signal rise time. But due to AC coupling of the preamp, with an effective time constant of 6  $\mu s$ , the signal at the input of the comparator droops by 5% in 300 ns, which has to be accounted for. Hence,  $V_{TH} = V_{IN} \times 0.95$ .

FIGURE 5. Sense Input Threshold Measurement

## **Typical Applications**


#### **Bubble Memory Sense Amplifier with Adjustable Threshold and Bias Voltage**



Note. The control inputs are set up for clamp-strobe or peak-to-peak sensing

\*Optional band limiting capacitor

## Bubble Memory Sense Amplifier with Internally Set Threshold (3 mV typ) and Input Bias Voltage (7V typ)



Note. The control inputs are set up for average-to-peak sensing \*Optional band limiting capacitor

## A General Purpose Precision Sense Amplifier with the Threshold Controlled by an External Reference

