

---

# HM514265DI Series

262144-word  $\times$  16-bit Dynamic RAM

# HITACHI

ADE-203-709A (Z)

Rev. 1.0

Feb. 13, 1997

---

## Description

The Hitachi HM514265DI Series is a CMOS dynamic RAM organized 262,144-word  $\times$  16-bit. HM514265DI Series has realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514265DI Series offers Extended Data Out (EDO) Page Mode as a high speed access mode. It is packaged in standard 400-mil 40-pin plastic SOJ.

## Features

- Single 5 V ( $\pm 5\%$ ) (HM514265DI-6R)  
( $\pm 10\%$ ) (HM514265DI-6/7/8)
- Access time: 60 ns/70 ns/80 ns (max)
- Power dissipation
  - Active mode: 945 mW/990 mW/825 mW/715 mW (max)
  - Standby mode: 10.5 mW (max) (HM514265DI-6R)  
11 mW (max) (HM514265DI-6/7/8)  
1.05 mW (max) (L-version) (HM514265DL-6R)  
1.1 mW (max) (L-version) (HM514265DL-6/7/8)
- EDO page mode capability
- 512 refresh cycles : 8 ms  
128 ms (L-version)
- 2 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
- 2 $\overline{\text{CAS}}$ -byte control
- Battery backup operation (L-version)
- Operating temperature range:  $-40$  to  $85^{\circ}\text{C}$

---


## HM514265DI Series

---

### Ordering Information

| Type No.        | Access time | Package                             |
|-----------------|-------------|-------------------------------------|
| HM514265DJI-6   | 60 ns       | 400-mil 40-pin plastic SOJ (CP-40D) |
| HM514265DJI-6R  | 60 ns       |                                     |
| HM514265DJI-7   | 70 ns       |                                     |
| HM514265DJI-8   | 80 ns       |                                     |
| HM514265DLJI-6  | 60 ns       |                                     |
| HM514265DLJI-6R | 60 ns       |                                     |
| HM514265DLJI-7  | 70 ns       |                                     |
| HM514265DLJI-8  | 80 ns       |                                     |

# Pin Arrangement




# Pin Description

| Pin name        | Function                                                                                                                   |
|-----------------|----------------------------------------------------------------------------------------------------------------------------|
| A0 to A8        | Address input <div>             — Row/Refresh address A0 to A8             <br/>— Column address A0 to A8           </div> |
| I/O0 to I/O15   | Data input/output                                                                                                          |
| RAS             | Row address strobe                                                                                                         |
| UCAS, LCAS      | Column address strobe                                                                                                      |
| WE              | Read/write enable                                                                                                          |
| OE              | Output enable                                                                                                              |
| V <sub>CC</sub> | Power supply                                                                                                               |
| V <sub>SS</sub> | Ground                                                                                                                     |
| NC              | No connection                                                                                                              |

# HM514265DI Series

## Block Diagram



## Operation Mode

## HM514265DI Series

The HM514265DI series has the following 10 operation modes.

1. Read cycle
2. Early write cycle
3. Delayed write cycle
4. Read-modify-write cycle
5.  $\overline{\text{RAS}}$ -only refresh cycle
6.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle
7. EDO page mode read cycle
8. EDO page mode early write cycle
9. EDO page mode delayed write cycle
10. EDO page mode read-modify-write cycle

### Inputs

| $\overline{\text{RAS}}$ | $\overline{\text{LCAS}}$ | $\overline{\text{UCAS}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | Output    | Operation                                                              |
|-------------------------|--------------------------|--------------------------|------------------------|------------------------|-----------|------------------------------------------------------------------------|
| H                       | H                        | H                        | D                      | D                      | Open      | Standby                                                                |
| H                       | L                        | L                        | H                      | L                      | Valid     | Standby                                                                |
| L                       | L                        | L                        | H                      | L                      | Valid     | Read cycle                                                             |
| L                       | L                        | L                        | $L^{*2}$               | D                      | Open      | Early write cycle                                                      |
| L                       | L                        | L                        | $L^{*2}$               | H                      | Undefined | Delayed write cycle                                                    |
| L                       | L                        | L                        | H to L                 | L to H                 | Valid     | Read-modify-write cycle                                                |
| L                       | H                        | H                        | D                      | D                      | Open      | $\overline{\text{RAS}}$ -only refresh cycle                            |
| H to L                  | H                        | L                        | D                      | D                      | Open      | $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle |
|                         | L                        | H                        |                        |                        |           |                                                                        |
|                         | L                        | L                        |                        |                        |           |                                                                        |
| L                       | H to L                   | H to L                   | H                      | L                      | Valid     | EDO page mode read cycle                                               |
| L                       | H to L                   | H to L                   | $L^{*2}$               | D                      | Open      | EDO page mode early write cycle                                        |
| L                       | H to L                   | H to L                   | $L^{*2}$               | H                      | Undefined | EDO page mode delayed write cycle                                      |
| L                       | H to L                   | H to L                   | H to L                 | L to H                 | Valid     | EDO page mode read-modify-write cycle                                  |
| L                       | L                        | L                        | H                      | H                      | Open      | Read cycle (Output disabled)                                           |

Notes: 1. H: High(inactive) L: Low(active) D: H or L (H:  $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$ , L:  $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$ )

2.  $t_{WCS} \geq 0 \text{ ns}$  Early write cycle  
 $t_{WCS} < 0 \text{ ns}$  Delayed write cycle

3. Mode is determined by the OR function of the  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ . (Mode is set by the earliest of  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  active edge and reset by the latest of  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  inactive edge.) However write OPERATION and output High-Z control are done independently by each  $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ .

ex. if  $\overline{\text{RAS}} = \text{H to L}$ ,  $\overline{\text{LCAS}} = \text{L}$ ,  $\overline{\text{UCAS}} = \text{H}$ , then  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle is selected.

## HM514265DI Series

### Absolute Maximum Ratings

| Parameter                               | Symbol    | Value        | Unit |
|-----------------------------------------|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | -1.0 to +7.0 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{CC}$  | -1.0 to +7.0 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_T$     | 1.0          | W    |
| Operating temperature range             | $T_{opr}$ | -40 to +85   | °C   |
| Storage temperature range               | $T_{stg}$ | -55 to +125  | °C   |

### Recommended DC Operating Conditions ( $T_a = -40$ to $+85^\circ\text{C}$ )

| Parameter          | Symbol                     | Min  | Typ | Max  | Unit | Notes |
|--------------------|----------------------------|------|-----|------|------|-------|
| Supply voltage     | $V_{SS}$                   | 0    | 0   | 0    | V    | 2     |
|                    | $V_{CC}$ (HM514265D-6R)    | 4.75 | 5.0 | 5.25 | V    | 1, 2  |
|                    | $V_{CC}$ (HM514265D-6/7/8) | 4.5  | 5.0 | 5.5  | V    | 1, 2  |
| Input high voltage | $V_{IH}$                   | 2.4  | —   | 6.5  | V    | 1     |
| Input low voltage  | $V_{IL}$                   | -1.0 | —   | 0.8  | V    | 1     |

Notes: 1. All voltage referred to  $V_{SS}$ .  
 2. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
 The supply voltage with all  $V_{SS}$  pins must be on the same level.

### DC Characteristics

- ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ ) (HM514265DI-6R) \*<sup>5</sup>
- ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) (HM514265DI-6/7/8) \*<sup>5</sup>

| HM514265DI                          |                  |       |     |     |     |     |     |      |                                                                                         |
|-------------------------------------|------------------|-------|-----|-----|-----|-----|-----|------|-----------------------------------------------------------------------------------------|
|                                     |                  | -6/6R |     | -7  |     | -8  |     |      |                                                                                         |
| Parameter                           | Symbol           | Min   | Max | Min | Max | Min | Max | Unit | Test conditions                                                                         |
| Operating current <sup>*1, *2</sup> | I <sub>CC1</sub> | —     | 150 | —   | 140 | —   | 125 | mA   | RAS cycling<br>UCAS or LCAS cycling<br>t <sub>RC</sub> = min                            |
| Standby current                     | I <sub>CC2</sub> | —     | 2   | —   | 2   | —   | 2   | mA   | TTL interface<br>RAS, UCAS, LCAS = V <sub>IH</sub><br>Dout = High-Z                     |
|                                     |                  | —     | 1   | —   | 1   | —   | 1   | mA   | CMOS interface<br>RAS, UCAS, LCAS, WE,<br>OE ≥ V <sub>CC</sub> – 0.2 V<br>Dout = High-Z |

## HM514265DI Series

|                                                                       |            | HM514265DI |          |     |          |     |          |         |                                                                                                                                                                                                |
|-----------------------------------------------------------------------|------------|------------|----------|-----|----------|-----|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                       |            | -6/6R      |          | -7  |          | -8  |          |         |                                                                                                                                                                                                |
| Parameter                                                             | Symbol     | Min        | Max      | Min | Max      | Min | Max      | Unit    | Test conditions                                                                                                                                                                                |
| Standby current (L-version)                                           | $I_{CC2}$  | —          | 200      | —   | 200      | —   | 200      | $\mu A$ | CMOS interface<br>$\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , $\overline{OE}$ ,<br>$WE \geq V_{CC} - 0.2 V$<br>Dout = High-Z                                                    |
| $\overline{RAS}$ -only refresh current*2                              | $I_{CC3}$  | —          | 140      | —   | 130      | —   | 110      | mA      | $t_{RC} = \min$                                                                                                                                                                                |
| $\overline{CAS}$ -before- $\overline{RAS}$ refresh current*2          | $I_{CC8}$  | —          | 140      | —   | 130      | —   | 110      | mA      | $t_{RC} = \min$                                                                                                                                                                                |
| EDO page mode current*1, *3                                           | $I_{CC4}$  | —          | 180      | —   | 150      | —   | 130      | mA      | $t_{HPC} = \min$                                                                                                                                                                               |
| Battery backup current*4<br>(Standby with CBR refresh)<br>(L-version) | $I_{CC10}$ | —          | 300      | —   | 300      | —   | 300      | $\mu A$ | Standby: CMOS interface<br>Dout = High-Z<br>CBR refresh: $t_{RC} = 250 \mu s$<br>$t_{RAS} \leq 1 \mu s$ ,<br>$\overline{UCAS}$ , $\overline{LCAS} = V_{IL}$<br>$WE$ , $\overline{OE} = V_{IH}$ |
| Input leakage current                                                 | $I_{LI}$   | -10        | 10       | -10 | 10       | -10 | 10       | $\mu A$ | $0 V \leq V_{in} \leq 6.5 V$                                                                                                                                                                   |
| Output leakage current                                                | $I_{LO}$   | -10        | 10       | -10 | 10       | -10 | 10       | $\mu A$ | $0 V \leq V_{out} \leq 6.5 V$<br>Dout = disable                                                                                                                                                |
| Output high voltage                                                   | $V_{OH}$   | 2.4        | $V_{CC}$ | 2.4 | $V_{CC}$ | 2.4 | $V_{CC}$ | V       | High Iout = -2 mA                                                                                                                                                                              |
| Output low voltage                                                    | $V_{OL}$   | 0          | 0.4      | 0   | 0.4      | 0   | 0.4      | V       | Low Iout = 2 mA                                                                                                                                                                                |

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.
2. Address can be changed twice or less while  $\overline{RAS} = V_{IL}$ .
3. Address can be changed once or less within one EDO page cycle.
4.  $V_{IH} \geq V_{CC} - 0.2 V$ ,  $0 \leq V_{IL} \leq 0.2 V$ , Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
5. All the  $V_{CC}$  pins should be supplied with the same voltage. And all the  $V_{SS}$  pins should be supplied with the same voltage.

## Capacitance

- ( $T_a = +25^\circ C$ ,  $V_{CC} = 5 V \pm 5\%$ ) (HM514265DI-6R)
- ( $T_a = +25^\circ C$ ,  $V_{CC} = 5 V \pm 10\%$ ) (HM514265DI-6/7/8)

| Parameter                              | Symbol   | Typ | Max | Unit | Notes |
|----------------------------------------|----------|-----|-----|------|-------|
| Input capacitance (Address)            | $C_{I1}$ | —   | 5   | pF   | 1     |
| Input capacitance (Clocks)             | $C_{I2}$ | —   | 7   | pF   | 1     |
| Output capacitance (Data-in, Data-out) | $C_{VO}$ | —   | 10  | pF   | 1, 2  |

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2.  $\overline{RAS}$ ,  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$  to disable Dout.





## HM514265DI Series

### Read Cycle

| HM514265DI                                            |                   |        |     |     |     |     |     |      |          |
|-------------------------------------------------------|-------------------|--------|-----|-----|-----|-----|-----|------|----------|
|                                                       |                   | -6/-6R |     | -7  |     | -8  |     |      |          |
| Parameter                                             | Symbol            | Min    | Max | Min | Max | Min | Max | Unit | Notes    |
| Access time from $\overline{\text{RAS}}$              | $t_{\text{RAC}}$  | —      | 60  | —   | 70  | —   | 80  | ns   | 2, 3     |
| Access time from $\overline{\text{CAS}}$              | $t_{\text{CAC}}$  | —      | 15  | —   | 20  | —   | 20  | ns   | 3, 4, 13 |
| Access time from address                              | $t_{\text{AA}}$   | —      | 30  | —   | 35  | —   | 40  | ns   | 3, 5, 13 |
| Access time from $\overline{\text{OE}}$               | $t_{\text{OAC}}$  | —      | 15  | —   | 20  | —   | 20  | ns   | 3, 23    |
| Read command setup time                               | $t_{\text{RCS}}$  | 0      | —   | 0   | —   | 0   | —   | ns   | 19       |
| Read command hold time to $\overline{\text{CAS}}$     | $t_{\text{RCH}}$  | 0      | —   | 0   | —   | 0   | —   | ns   | 16, 20   |
| Read command hold time to $\overline{\text{RAS}}$     | $t_{\text{RRH}}$  | 0      | —   | 0   | —   | 0   | —   | ns   | 16       |
| Column address to $\overline{\text{RAS}}$ lead time   | $t_{\text{RAL}}$  | 30     | —   | 35  | —   | 40  | —   | ns   |          |
| Column address to $\overline{\text{CAS}}$ lead time   | $t_{\text{CAL}}$  | 18     | —   | 23  | —   | 28  | —   | ns   |          |
| Output buffer turn-off time                           | $t_{\text{OFF1}}$ | —      | 15  | —   | 15  | —   | 15  | ns   | 6, 25    |
| Output buffer turn-off time to $\overline{\text{OE}}$ | $t_{\text{OFF2}}$ | —      | 15  | —   | 15  | —   | 15  | ns   | 6        |
| $\overline{\text{CAS}}$ to Din delay time             | $t_{\text{CDD}}$  | 15     | —   | 18  | —   | 20  | —   | ns   |          |
| $\overline{\text{RAS}}$ to Din delay time             | $t_{\text{RDD}}$  | 15     | —   | 18  | —   | 20  | —   | ns   |          |
| $\overline{\text{WE}}$ to Din delay time              | $t_{\text{WDD}}$  | 15     | —   | 18  | —   | 20  | —   | ns   |          |
| $\overline{\text{OE}}$ pulse width                    | $t_{\text{OEP}}$  | 15     | —   | 20  | —   | 20  | —   | ns   | 23       |
| Turn-off to $\overline{\text{RAS}}$                   | $t_{\text{OFR}}$  | —      | 15  | —   | 15  | —   | 15  | ns   | 6, 25    |
| Turn-off to $\overline{\text{WE}}$                    | $t_{\text{WEZ}}$  | —      | 15  | —   | 15  | —   | 15  | ns   | 6        |
| Output data hold time                                 | $t_{\text{OH}}$   | 5      | —   | 5   | —   | 5   | —   | ns   |          |
| Output data hold time from $\overline{\text{RAS}}$    | $t_{\text{OHR}}$  | 5      | —   | 5   | —   | 5   | —   | ns   |          |
| Read command hold time from $\overline{\text{RAS}}$   | $t_{\text{RCHR}}$ | 60     | —   | 70  | —   | 80  | —   | ns   |          |
| Read command hold time from $\overline{\text{CAS}}$   | $t_{\text{RCHC}}$ | 15     | —   | 18  | —   | 20  | —   | ns   |          |
| Read command hold time from column address            | $t_{\text{RCHA}}$ | 30     | —   | 35  | —   | 40  | —   | ns   |          |

## HM514265DI Series

### Write Cycle

|                                             |           | HM514265DI |     |     |     |     |     |      |        |
|---------------------------------------------|-----------|------------|-----|-----|-----|-----|-----|------|--------|
|                                             |           | -6/-6R     |     | -7  |     | -8  |     |      |        |
| Parameter                                   | Symbol    | Min        | Max | Min | Max | Min | Max | Unit | Notes  |
| Write command setup time                    | $t_{WCS}$ | 0          | —   | 0   | —   | 0   | —   | ns   | 10, 19 |
| Write command hold time                     | $t_{WCH}$ | 10         | —   | 13  | —   | 15  | —   | ns   | 19     |
| Write command pulse width                   | $t_{WP}$  | 10         | —   | 10  | —   | 10  | —   | ns   |        |
| Write command to $\overline{RAS}$ lead time | $t_{RWL}$ | 10         | —   | 13  | —   | 15  | —   | ns   |        |
| Write command to $\overline{CAS}$ lead time | $t_{CWL}$ | 10         | —   | 13  | —   | 15  | —   | ns   | 21     |
| Data-in setup time                          | $t_{DS}$  | 0          | —   | 0   | —   | 0   | —   | ns   | 11, 21 |
| Data-in hold time                           | $t_{DH}$  | 10         | —   | 13  | —   | 15  | —   | ns   | 11, 21 |

### Read-Modify-Write Cycle

|                                                |           | HM514265DI |     |     |     |     |     |      |       |
|------------------------------------------------|-----------|------------|-----|-----|-----|-----|-----|------|-------|
|                                                |           | -6/-6R     |     | -7  |     | -8  |     |      |       |
| Parameter                                      | Symbol    | Min        | Max | Min | Max | Min | Max | Unit | Notes |
| Read-modify-write cycle time                   | $t_{RWC}$ | 133        | —   | 159 | —   | 183 | —   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ delay time | $t_{RWD}$ | 77         | —   | 90  | —   | 102 | —   | ns   | 10    |
| $\overline{CAS}$ to $\overline{WE}$ delay time | $t_{CWD}$ | 32         | —   | 38  | —   | 42  | —   | ns   | 10    |
| Column address to $\overline{WE}$ delay time   | $t_{AWD}$ | 47         | —   | 55  | —   | 62  | —   | ns   | 10    |
| $\overline{OE}$ hold time from $\overline{WE}$ | $t_{OEH}$ | 15         | —   | 18  | —   | 20  | —   | ns   |       |

### Refresh Cycle

|                                                          |           | HM514265DI |     |     |     |     |     |      |       |
|----------------------------------------------------------|-----------|------------|-----|-----|-----|-----|-----|------|-------|
|                                                          |           | -6/-6R     |     | -7  |     | -8  |     |      |       |
| Parameter                                                | Symbol    | Min        | Max | Min | Max | Min | Max | Unit | Notes |
| $\overline{CAS}$ setup time (CBR refresh cycle)          | $t_{CSR}$ | 10         | —   | 10  | —   | 10  | —   | ns   | 19    |
| $\overline{CAS}$ hold time (CBR refresh cycle)           | $t_{CHR}$ | 10         | —   | 10  | —   | 10  | —   | ns   | 20    |
| $\overline{RAS}$ precharge to $\overline{CAS}$ hold time | $t_{RPC}$ | 10         | —   | 10  | —   | 10  | —   | ns   | 19    |
| $\overline{CAS}$ precharge time in normal mode           | $t_{CPN}$ | 10         | —   | 13  | —   | 15  | —   | ns   | 22    |

## HM514265DI Series

### EDO Page Mode Cycle

|                                                            |                   | HM514265DI |        |     |        |     |        |      |           |
|------------------------------------------------------------|-------------------|------------|--------|-----|--------|-----|--------|------|-----------|
|                                                            |                   | -6/-6R     |        | -7  |        | -8  |        |      |           |
| Parameter                                                  | Symbol            | Min        | Max    | Min | Max    | Min | Max    | Unit | Notes     |
| EDO page mode cycle time                                   | t <sub>HPC</sub>  | 25         | —      | 30  | —      | 35  | —      | ns   | 24        |
| EDO page mode $\overline{CAS}$ precharge time              | t <sub>CP</sub>   | 10         | —      | 13  | —      | 15  | —      | ns   |           |
| EDO page mode $\overline{RAS}$ pulse width                 | t <sub>RASC</sub> | —          | 100000 | —   | 100000 | —   | 100000 | ns   | 12        |
| Access time from $\overline{CAS}$ precharge                | t <sub>ACP</sub>  | —          | 35     | —   | 40     | —   | 45     | ns   | 3, 13, 17 |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge | t <sub>RHCP</sub> | 35         | —      | 40  | —      | 45  | —      | ns   |           |
| Output data hold time from $\overline{CAS}$ low            | t <sub>DOH</sub>  | 5          | —      | 5   | —      | 5   | —      | ns   | 26        |
| $\overline{CAS}$ hold time referred $\overline{OE}$        | t <sub>COL</sub>  | 10         | —      | 13  | —      | 20  | —      | ns   |           |
| $\overline{CAS}$ to $\overline{OE}$ setup time             | t <sub>COP</sub>  | 5          | —      | 5   | —      | 5   | —      | ns   |           |
| Read command hold time from $\overline{CAS}$ precharge     | t <sub>RCHP</sub> | 35         | —      | 40  | —      | 45  | —      | ns   |           |

### EDO Page Mode Read-Modify-Write Cycle

|                                                                      |                   | HM514265DI |     |     |     |     |     |      |       |
|----------------------------------------------------------------------|-------------------|------------|-----|-----|-----|-----|-----|------|-------|
|                                                                      |                   | -6/-6R     |     | -7  |     | -8  |     |      |       |
| Parameter                                                            | Symbol            | Min        | Max | Min | Max | Min | Max | Unit | Notes |
| EDO page mode read-modify-write cycle time                           | t <sub>HPCM</sub> | 66         | —   | 77  | —   | 86  | —   | ns   |       |
| EDO page mode read-modify-write cycle CAS precharge to WE delay time | t <sub>CPW</sub>  | 52         | —   | 60  | —   | 67  | —   | ns   | 10    |


- Notes:
1. AC measurements assume  $t_T = 2$  ns,  $V_{IH} = 3.0$  V,  $V_{IL} = 0.0$  V
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  6.  $t_{OFF1}(\text{max})$ ,  $t_{OFF2}(\text{max})$ ,  $t_{OFF}(\text{max})$  and  $t_{WEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

## HM514265DI Series


8. Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
9. Operation with the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RAD}$  (max) is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{AWD} \geq t_{AWD}(\text{min})$  and  $t_{CPW} \geq t_{CPW}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
12.  $t_{RASC}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.
13. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{ACP}$ .
14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles is required.
15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
16. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
17. When both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  go low at the same time, all 16-bit data are written into the device.  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  cannot be staggered within the same write/read cycles.
18. All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
19.  $t_{ASC}$ ,  $t_{CAH}$ ,  $t_{RCS}$ ,  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{CSR}$  and  $t_{RPC}$  are determined by the earlier falling edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
20.  $t_{CRP}$ ,  $t_{CHR}$ ,  $t_{ACP}$ ,  $t_{RCH}$  and  $t_{CPW}$  are determined by the later rising edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
21.  $t_{CWL}$ ,  $t_{DH}$  and  $t_{DS}$  should be satisfied by both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
22.  $t_{CPN}$  and  $t_{CP}$  are determined by the time that both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  are high.
23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{IH \text{ min}}/V_{IL \text{ max}}$  level.
24.  $t_{HPC}(\text{min})$  can be achieved during a series of EDO page mode early write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{\text{RAS}}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of CAS cycle  $t_{HPC}$  ( $t_{CAS} + t_{CP} + 2t_r$ ) becomes greater than the specified  $t_{HPC}(\text{min})$  value.
25.  $t_{OFF1}$  and  $t_{OFF}$  are determined by the later rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .
26.  $t_{DOH}$  defines the time at which the output level satisfies the output timing reference levels. Measured with the test conditions.
27.  $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_r$  in read-modify-write cycle.
28.  $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_r$  in read-modify-write cycle.
29.  $t_{CSH}(\text{min})$  can be achieved when  $t_{RCD} \leq t_{CSH}(\text{min}) - t_{CAS}(\text{min})$ .
30. XXX: H or L (H:  $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$ , L:  $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$ )  
 //: Invalid Out  
 When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .

### Notes concerning $\overline{2CAS}$ control

1. Each of the  $\overline{UCAS}/\overline{LCAS}$  should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition ( $t_{CP} \leq t_{UL}$ ) is satisfied, fast page mode can be performed.



4. Byte control operation by remaining  $\overline{UCAS}$  or  $\overline{LCAS}$  high is guaranteed.




Early Write Cycle




## HM514265DI Series

### Delayed Write Cycle






Read-Modify-Write Cycle




## HM514265DI Series

### $\overline{\text{RAS}}$ -Only Refresh Cycle





CAS-Before-RAS Refresh Cycle



# HM514265DI Series


EDO Page Mode Read Cycle ( $t_{HPC}$  minimum cycle operation)






## HM514265DI Series


EDO Page Mode Early Write Cycle ( $t_{HPC}$  minimum cycle operation)



EDO Page Mode Delayed Write Cycle




### EDO Page Mode Read-Modify-Write Cycle






EDO Page Mode Mix Cycle (1)\*24



**EDO Page Mode Mix Cycle (2)\*<sup>24</sup>**



## HM514265DI Series

### Package Dimension

HM514265DJI/DLJI Series (CP-40D) Unit: mm

