

Document No.	853-0605
ECN No.	99800
Date of Issue	June 14, 1990
Status	Product Specification
ECL Products	

100102

Quint 2-Input OR-NOR Gate With Common Enable

FEATURES

- Typical propagation delay: 0.75ns
- Typical supply current ($-I_{EE}$): 55mA

DESCRIPTION


The 100102 has five 2-input OR-NOR gates with a common enable.

All unused inputs can be left open due to integrated pull-down resistors.

PIN DESCRIPTION

PINS	DESCRIPTION
$A_0 - A_4$, $B_0 - B_4$	Data Inputs
$\bar{E}$	Enable Input
$Q_0 - Q_4$	True Data Outputs (OR)
$\bar{Q}_0 - \bar{Q}_4$	Complementary Data Outputs (NOR)


IEC/IEEE SYMBOL



ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-Pin Ceramic DIP (400 mils wide)	100102F
24-Pin Ceramic Flat Pack	100102Y
28-Pin PLCC	100102A


PIN CONFIGURATIONS



Gate

100102

LOGIC DIAGRAM




FUNCTION TABLE

INPUTS			OUTPUTS	
D ₀	D ₁	E	Q ₀	Q ₀
X	X	H	H	L
X	H	X	H	L
H	X	X	H	L
L	L	L	L	H

NOTES:
H = High voltage level
L = Low voltage level
X = Don't care

SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS VCC1 = VCC2 = ground, T_A = 0°C to +85°C unless otherwise specified.

SYMBOL	PARAMETER	LIMITS	UNIT
V _{EE}	Supply voltage range	-7.0 to +0.5	V
V _{IN}	Input voltage (V _{IN} should never be more negative than V _{EE})	V _{EE} to +0.5	V
I _O	Output source current (continuous)	-55	mA
T _S	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+150	°C

NOTE: Operation beyond the limits set forth in this table may impair the useful life of the device.

Gate

100102

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN.	NOM.	MAX.	
V_{CC1}, V_{CC2}	Circuit ground		0	0	0	V
V_{EE}	Supply voltage		-4.8	-4.5	-4.2	V
V_{EE}	Supply voltage when operating with the 10K or 10KH ECL family		-5.7			V
V_{IH}	High level input voltage	$V_{EE} = -4.2V$	-1150			mV
		$V_{EE} = -4.5V$	-1165			
		$V_{EE} = -4.8V$	-1165		-880	
V_{IL}	Low level input voltage	$V_{EE} = -4.2V$			-1475	mV
		$V_{EE} = -4.5V$	-1810		-1475	mV
		$V_{EE} = -4.8V$			-1490	mV
T_A	Operating ambient temperature range		0	+25	+85	°C

NOTE:

When operating at other than the specified V_{EE} voltages (-4.2V, -4.5V, -4.8V), the DC and AC electrical characteristics will vary slightly from their specified values.

DC ELECTRICAL CHARACTERISTICS

$V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8V$ to $-4.2V$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified^{1,3,4}

SYMBOL	PARAMETER		TEST CONDITIONS ²			LIMITS			UNIT
						MIN.	TYP.	MAX.	
V _{OH}	High level output voltage		Outputs Loaded with 50Ω to -2.0V ± 0.010V	Inputs at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.2V	-1020		-870	mV
V _{OHT}	High level output threshold voltage	Apply V _{IHMIN} or V _{ILMAX} to one input at a time, other inputs at V _{IHMAX} or V _{ILMIN} .			V _{EE} = -4.5V	-1025	-955	-880	mV
					V _{EE} = -4.8V	-1035		-880	mV
				V _{OLT}	Low level output threshold voltage	Apply V _{IHMIN} or V _{ILMAX} to one input at a time, other inputs at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.2V	-1030	
V _{EE} = -4.5V	-1035							mV	
V _{EE} = -4.8V	-1045							mV	
V _{OL}	Low level output voltage	Inputs at V _{IHMAX} or V _{ILMIN} .		V _{EE} = -4.2V			-1595	mV	
				V _{EE} = -4.5V			-1610	mV	
				V _{EE} = -4.8V			-1610	mV	
I _{IH}	High level input current	D _n inputs	One input under test at V _{IHMAX} .	V _{EE} = -4.2V	-1810		-1605	mV	
				V _{EE} = -4.5V	-1810	-1705	-1620	mV	
	E input	Other inputs at V _{ILMIN} .		V _{EE} = -4.8V	-1830		-1620	mV	
I _{IL}	Low level input current		One input under test at V _{ILMIN} . Other inputs at V _{IHMAX} .			0.5			μA
-I _{EE}	V _{EE} supply current		All inputs at V _{IHMAX} .			38	55	80	mA

NOTES:

- The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- The specified limits shown in the DC electrical characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC operating conditions table.
- The device can function down to $V_{EE} = -5.7V$, allowing operation with either the 10K or the 10KH family. Correction factors can be used to calculate new DC limits for the extended V_{EE} range. For more information, see Chapters 5 and 10, Section 4.

Gate

100102

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8\text{V}$ to -4.2V

SYMBOL		PARAMETER	TEST CONDITION	LIMITS						UNIT
				T _A = 0°C		T _A = +25°C		T _A = +85°C		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n or Q̄ _n	Waveform 1	0.45 0.45	1.35 1.35	0.45 0.45	1.15 1.15	0.45 0.45	1.40 1.40	ns ns	
t _{PLH} t _{PHL}	Propagation delay E to Q _n or Q̄ _n		0.90 0.90	2.15 2.15	0.95 0.95	2.15 2.15	0.95 0.95	2.20 2.20	ns ns	
t _{TLH} t _{THL}	Transition time Q _n or Q̄ _n		0.45 0.45	1.20 1.20	0.45 0.45	1.10 1.10	0.45 0.45	1.10 1.10	ns ns	

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2\text{V} \pm 5\%$

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C		T _A = +25°C		T _A = +85°C		UNIT	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n or Q̄ _n	Waveform 1	0.45 0.45	1.35 1.35	0.45 0.45	1.15 1.15	0.45 0.45	1.40 1.40	ns ns	
t _{PLH} t _{PHL}	Propagation delay E to Q _n or Q̄ _n		0.90 0.90	2.15 2.15	0.95 0.95	2.15 2.15	0.95 0.95	2.20 2.20	ns ns	
t _{TLH} t _{THL}	Transition time Q _n or Q̄ _n		0.45 0.45	1.20 1.20	0.45 0.45	1.10 1.10	0.45 0.45	1.10 1.10	ns ns	

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -4.8\text{V}$ to -4.2V

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			T _A = 0°C		T _A = +25°C		T _A = +85°C		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n or Q̄ _n	Waveform 1	0.45 0.45	1.15 1.15	0.45 0.45	0.95 0.95	0.45 0.45	1.20 1.20	ns ns
t _{PLH} t _{PHL}	Propagation delay E to Q _n or Q̄ _n		0.90 0.90	1.95 1.95	0.95 0.95	1.95 1.95	0.95 0.95	2.00 2.00	ns ns
t _{TLH} t _{THL}	Transition time Q _n or Q̄ _n		0.45 0.45	1.20 1.20	0.45 0.45	1.10 1.10	0.45 0.45	1.10 1.10	ns ns

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.

Gate

100102


AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2\text{V} \pm 5\%$

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			T _A = 0°C		T _A = +25°C		T _A = +85°C		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n or Q _n	Waveform 1	0.45	1.15	0.45	0.95	0.45	1.20	ns
			0.45	1.15	0.45	0.95	0.45	1.20	ns
t _{PLH} t _{PHL}	Propagation delay E to Q _n or Q _n		0.90	1.95	0.95	1.95	0.95	2.00	ns
			0.90	1.95	0.95	1.95	0.95	2.00	ns
t _{TLH} t _{THL}	Transition time Q _n or Q _n		0.45	1.20	0.45	1.10	0.45	1.10	ns
			0.45	1.20	0.45	1.10	0.45	1.10	ns

NOTE:
For AC test setup information, see AC Testing, Chapter 2, Section 3.

AC WAVEFORMS



NOTE:
All power and signal voltages shifted up 2.0V for AC bench test purposes.