



R24BKJ

2400 bps V.26 bis, Bell 201B/C Modem

INTRODUCTION


The R24BKJ is a synchronous, serial/parallel, 2400 bps modem in a single 64-pin quad in-line package (QUIP). The modem is designed for operation over the public switched telephone network with appropriate line terminations, such as a data access arrangement, provided externally.

The R24BKJ satisfies the telecommunications requirements specified in CCITT Recommendation V.26 bis Alternate A or B and Bell 201B/C.


The R24BKJ is optimized for use in compact original equipment manufacturer (OEM) systems. Its small size and low power consumption offer the user flexibility in creating a 2400 bps modem customized for specific packaging and functional requirements.

FEATURES

- Single 64-Pin QUIP
- CCITT V.26 bis Alternate A or B
- Bell 201B/C
- Half-Duplex (2-Wire)
- Programmable RTS/CTS Delay
- Programmable Dual Tone Generation
- Programmable Tone Detection
- Dynamic Range: -43 dBm to 0 dBm
- Diagnostic Capability
 - Provides Telephone Line Quality Monitoring Statistics
- Equalization
 - Automatic Adaptive
 - Compromise Cable (Selectable)
- DTE Interface: Two Alternate Ports
 - Microprocessor Bus
 - CCITT V.24 (RS-232-C Compatible)
- Low Power Consumption: 1W (Typical)
- Programmable Transmit Output Level
- TTL and CMOS Compatible



NC = NO CONNECTION



R24BKJ Pin Assignments

R24BKJ 2400 bps V.26 bis/Bell 201B/C Modem

TECHNICAL CHARACTERISTICS

tone generation

Under control of the host processor, the R24BKJ can generate single or dual frequency voice band tones up to 3600 Hz with a resolution of 0.11 Hz and an accuracy of 0.01%. The transmit level and frequency of each tone is independently programmable.

tone detection

Single frequency tones are detected by a programmable filter. The presence of energy at the selected frequency is indicated by a bit in the interface memory.

signaling and data rates

Signaling/Data Rates

Parameter	Specification ($\pm 0.01\%$)
Signaling Rate	1200 Baud
Data Rate	2400 bps

data encoding

The 2400 bps data stream is encoded into dibits per CCITT V.26 bis Alternate A or B and Bell 201B/C.

compromise cable equalizers

In addition to the adaptive equalizer, the R24BKJ provides selectable compromise cable equalizers to optimize performance over three different lengths of non-loaded cable of 0.4 mm diameter (1.8 km, 3.6 km, and 7.2 km).

Cable Equalizer Nominal Gain

Frequency (Hz)	Gain (dB) Relative to 1700 Hz		
	1.8 km	3.6 km	7.2 km
700	-0.99	-2.39	-3.93
1500	-0.20	-0.65	-1.22
2000	+0.15	+0.87	+1.90
3000	+1.43	+3.06	+4.58

transmitted data spectrum

The transmitter spectrum is shaped by a square root of 90% raised cosine filter.

The out-of-band transmitter power limitations meet those specified by Part 68 of the FCC's Rules, and typically meet the requirements of foreign telephone regulatory agencies.

scrambler/descrambler

The R24BKJ incorporates a self-synchronizing scrambler/descrambler. This facility is in accordance with CCITT V.27 ter. The scrambler can be disabled by setting a bit in interface memory.

receive level

The receiver circuit of the R24BKJ satisfies all specified performance requirements for received line signal levels from 0 dBm to -43 dBm. An external input buffer and filter must be supplied between the receiver analog input (RXA) and the R24BKJ RXIN pin. The received line signal level is measured at RXA.

receive timing

In the receive state, the R24BKJ provides a Data Clock (DCLK) output in the form of a square wave. The low to high transitions of this output coincide with the centers of received data bits. The timing recovery circuit is capable of tracking a $\pm 0.01\%$ frequency error in the associated transmit timing source. DCLK duty cycle is 50% $\pm 1\%$.

transmit level

The transmitter output level is programmable. An external output buffer and filter must be supplied between the R24BKJ TXOUT pin and the transmitter analog output (TXA). The default level at TXA, when sending pseudorandom data, is +5 dBm ± 1 dB. When driving a 600 ohm load the TXA output requires a 600 ohm series resistor to provide -1 dBm ± 1 dB to the load.

transmit timing

In the transmit state, the R24BKJ provides a Data Clock (DCLK) output with the following characteristics:

1. *Frequency:* Data rate of 2400 Hz ($\pm 0.01\%$).
2. *Duty Cycle:* 50% $\pm 1\%$.

Transmit Data (TXD) must be stable during the 1 microsecond periods immediately preceding and following the rising edge of DCLK.

synchronizing sequence

The synchronizing sequence of the R24BKJ consists of two segments: a fixed segment of unscrambled ones, and an open segment which may be either unscrambled or scrambled ones, depending on the configuration selected. Both segments are programmable by allowing the synchronizing sequence to be varied for specific applications.

turn-off sequence

The turn-off sequence consists of approximately 10 ms of remaining data and scrambled or unscrambled ones at 1200 baud.

clamping

The following clamps are provided with the R24BKJ:

1. *Received Data (RXD).* RXD is clamped to a constant mark (1) whenever $\overline{\text{RLSD}}$ is off.
2. *Received Line Signal Detector ($\overline{\text{RLSD}}$).* $\overline{\text{RLSD}}$ is clamped off (squelched) whenever RTS is on.

RESPONSE TIMES OF CLEAR-TO-SEND ($\overline{\text{CTS}}$)

The time between the off-to-on transition of $\overline{\text{RTS}}$ and the off-to-on transition of $\overline{\text{CTS}}$ is dictated by the length of the synchronizing signal. The response time is programmable. The choice of response times depends upon the system application: a) limited protection against line echoes; b) protection given against line echoes.

The time between the on-to-off transition of $\overline{\text{RTS}}$ and the on-to-off transition of $\overline{\text{CTS}}$ in the data state is a maximum of 2 baud times for all configurations.

RECEIVED LINE SIGNAL DETECTOR ($\overline{\text{RLSD}}$)

$\overline{\text{RLSD}}$ turns on whenever energy is detected on the line. The $\overline{\text{RLSD}}$ off-to-on response time is 10 ± 5 ms.

The $\overline{\text{RLSD}}$ on-to-off response time ensures that all valid data bits have appeared on RXD. The on-to-off response time is 10 ± 5 ms. Response times are measured with a signal at least 3 dB above the actual $\overline{\text{RLSD}}$ on threshold or at least 5 dB below the actual $\overline{\text{RLSD}}$ off threshold.

Receiver threshold is programmable over the range 0 dBm to -50 dBm, however, performance may be at a reduced level when the received signal is less than -43 dBm.

A minimum hysteresis action of 2 dB exists between the actual off-to-on and on-to-off transition levels. The threshold levels and hysteresis action are measured with an unmodulated 2100 Hz tone applied to RXA.


POWER

Voltage	Tolerance	Current (Max) @ 25°C	Current (Max) @ 60°C
+5 Vdc	$\pm 5\%$	250 mA @ 5.0 Vdc	225 mA @ 5.0 Vdc
-5 Vdc	$\pm 5\%$	25 mA @ -5.0 Vdc	25 mA @ -5.0 Vdc

Note: All voltages must have ripple ≤ 0.1 volts peak-to-peak. If a switching supply is chosen, user may select any frequency between 20 kHz and 150 kHz so long as no component of the switching frequency is present outside of the power supply with an amplitude greater than 500 microvolts peak.

ENVIRONMENTAL

Parameter	Specification
Temperature Operating Storage	0°C to +60°C (32°F to 140°F) -40°C to +80°C (-40°F to 176°F) (Stored in suitable antistatic container).
Relative Humidity	Up to 90% noncondensing, or a wet bulb temperature up to 35°C, whichever is less



R24BKJ Functional Interconnect Diagram

INTERFACE CHARACTERISTICS

The modem interface comprises both hardware and software circuits. Hardware circuits are assigned to specific pins on the 64-pin QUIP. Software circuits are assigned to specific bits in a 16-byte interface memory.

HARDWARE CIRCUITS

Signal names and descriptions of the hardware circuits, including the microprocessor interface, are listed in the R24BKJ Hardware Circuits table; the table column titled 'Type' refers to designations found in the Digital and Analog Interface Characteristics tables.

Microprocessor Interface

Sixteen hardware circuits provide address (RS0-RS3), data (D0-D7), control (\overline{CS} , READ and WRITE) and interrupt (IRQ) signals for implementing a parallel interface compatible with an 8080 microprocessor. (Refer to the Microprocessor Interface Timing Waveforms figure and Microprocessor Interface Timing Requirements table.) With the addition of a few external logic

gates, the interface can be made compatible with a wide variety of microprocessors such as 6500, 6800, or 68000.

The microprocessor interface allows a host microprocessor to change modem configuration, read or write channel data as well as diagnostic data, and supervise modem operation by means of software strappable control bits and modem status bits. The significance of the control and status bits and methods of data interchange are discussed in the Software Circuits section.

V.24 Interface

Seven hardware circuits provide timing, data and control signals for implementing a serial interface compatible with CCITT Recommendation V.24. These signals interface directly with circuits using TTL logic levels (0, +5 volt). These TTL levels are suitable for driving the short wire lengths or printed circuitry normally found within stand-alone modem enclosures or equipment cabinets.

In applications where the modem is operated in parallel data mode only (i.e., where the V.24 signals are unused), all V.24 pins may remain unterminated.

R24BKJ Hardware Circuits

Name	Type	Pin No.	Description	Name	Type	Pin No.	Description
A. POWER:				E. ANALOG SIGNALS:			
AGND	GND	24	Connect to Analog Ground	TXOUT	AA	28	Connect to Output Op Amp
DGND1	GND	22	Connect to AGND Ground	RXIN	AB	37	Connect to Input Op Amp
DGND2	GND	48	Connect to Digital Ground	AUXI	AC	26	Auxiliary Analog Input
DGND3	GND	8	Connect to Digital Ground	F. OVERHEAD			
DGND4	GND	29	Connect to Digital Ground	POR0	I/OB	43	Power-On-Reset Output
DGND5	GND	4	Connect to Digital Ground	PORI	I/OB	3	Power-On-Reset Input
+5 VA	PWR	31	Connect to Analog +5V Power	XTLO	R*	10	Connect to Crystal Circuit
+5 VD	PWR	11	Connect to Digital +5V Power	XTLI	R*	9	Connect to Crystal Circuit
-5 VA	PWR	25	Connect to Analog -5V Power	RCVO	R*	47	Receive Mode Output
B. MICROPROCESSOR INTERFACE:				RCVI1	R*	34	Connect to RCVO
D7	I/OA	49	Data Bus (8 Bits)	RCVI2	R*	16	Connect to RCVO
D6	I/OA	50		SCLKO	R*	44	Switched Capacitor Clock Output
D5	I/OA	51		SCLKIN1	R*	30	Connect to SCLKO
D4	I/OA	52		SCLKIN2	R*	38	Connect to SCLKO
D3	I/OA	53		AOUT	R*	36	Smoothing Filter Output
D2	I/OA	54		AGCIN	R*	23	AGC Input
D1	I/OA	55		DAOUT	R*	14	DAC/AGC Data Out
D0	I/OA	56		DAIN	R*	40	Connect to DAOUT
RS3	IA	61	Register Select (4 Bits) Select Reg. 0 - F	ADOUT	R*	39	ADC Output
RS2	IA	62		ADIN	R*	15	Connect to ADOUT
RS1	IA	63		FOUT	R*	27	Smoothing Filter Output
RS0	IA	64		FIN	R*	35	Connect to FOUT
\overline{CS}	IA	59	Chip Select	SYNCOUT	R*	20	Sample Clock Output
READ	IA	58	Read Strobe	SYNCIN1	R*	41	Connect to SYNCOUT
WRITE	IA	60	Write Strobe	SYNCIN2	R*	5	Connect to SYNCOUT
IRQ	OB	57	Interrupt Request	SYNCIN3	R*	1	Connect to SYNCOUT
C. V.24 INTERFACE:				RCI	R*	42	RC Junction for POR Time Constant
DCLK	OC	19	Data Clock	G. RESERVED			
RTS	IB	46	Request-to-Send		R*	2	Do Not Connect
CTS	OC	17	Clear-to-Send		R*	6	Do Not Connect
TXD	IB	13	Transmitter Data Signal		R*	7	Do Not Connect
RXD	OC	12	Receiver Data Signal		R*	21	Do Not Connect
RLSD	OC	18	Received Line Signal Detector		R*	45	Do Not Connect
D. CABLE EQUALIZER:				*R = Required overhead connection; no connection to host equipment. Unused inputs tied to +5V or ground require individual 10K Ω series resistors.			
CABLE1	IC	32	Cable Select 1				
CABLE2	IC	33	Cable Select 2				

Digital Interface Characteristics

Symbol	Parameter	Units	Type							
			Input			Output			Input/Output	
			IA	IB	IC	OA	OB	OC	I/OA	I/OB
V _{IH}	Input Voltage, High	V	2.0 min.	2.0 min.	2.0 min.				2.0 min.	5.25 max.
V _{IL}	Input Voltage, Low	V	0.8 max.	0.8 max.	0.8 max.				0.8 max.	2.0 min.
V _{OH}	Output Voltage, High	V				2.4 min. ¹			2.4 min. ¹	2.4 min. ³
V _{OL}	Output Voltage, Low	V				0.4 max. ²	0.4 max. ²	0.4 max. ²	0.4 max. ²	0.4 max. ⁵
I _{IN}	Input Current, Leakage	μA	± 2.5 max.						± 12.5 max. ⁴	
I _{OH}	Output Current, High	mA				-0.1 max.				
I _{OL}	Output Current, Low	mA				1.6 max.	1.6 max.	1.6 max.		
I _L	Output Current, Leakage	μA					± 10 max.			
I _{PU}	Pull-up Current (Short Circuit)	μA		-240 max. -10 min.	-240 max. -10 min.			-240 max. -10 min.		-260 max. -100 min.
C _L	Capacitive Load	pF	5	5	20				10	40
C _D	Capacitive Drive	pF				100	100	100	100	100
	Circuit Type		TTL	TTL w/Pull-up	TTL w/Pull-up	TTL	Open-Drain	Open Drain w/Pull-up	3 State Transceiver	Open-Drain w/Pull-up

Notes

1. I load = -100 μA
2. I load = 1.6 mA
3. I load = -40 μA
4. V_{IN} = 0.4 to 2.4 Vdc, V_{CC} = 5.25 Vdc
5. I load = 0.36 mA

Analog Interface Characteristics


Analog Interface Characteristics

Name	Type	Characteristics
TXOUT	AA	The transmitter output can supply a maximum of ±3.03 volts into a load resistance of 10k Ω minimum. In order to match to 600 Ω, an external smoothing filter with a transfer function of 15726.43/(S + 11542.44) and 604 Ω series resistor are required.
RXIN	AB	The receiver input impedance is greater than 1M Ω. An external antialiasing filter with a transfer function of 19533.88/(S + 11542.44) is required.
AUXI	AC	The auxiliary analog input allows access to the transmitter for the purpose of interfacing with user provided equipment. Because this is a sampled data input, any signal above 3600 Hz will cause aliasing errors. The input impedance is 1M Ω, and the gain to transmitter output (TXA) is +5.6 dB ± 1 dB.

Note: Absolute maximum voltage ratings for analog inputs are:
 $(-5 \text{ VA} - 0.3) \leq V_{IN} \leq (+5 \text{ VA} + 0.3)$

Microprocessor Interface Timing Requirements

Characteristic	Symbol	Min	Max	Units
CS, RSi setup time prior to READ or WRITE	TCS	30	—	ns
Data Access time after READ	TDA	—	140	ns
Data hold time after READ	TDH	10	50	ns
CS, RSi hold time after READ or WRITE	TCH	10	—	ns
Write data setup time	TWDS	75	—	ns
Write data hold time	TWDH	10	—	ns
WRITE strobe pulse width	TWR	75	—	ns



Microprocessor Interface Timing Waveforms

Cable Equalizers

Modems may be connected by direct wiring, such as leased telephone cable or through the public switched telephone network, by means of a data access arrangement. In either case, the modem analog signal is carried by copper wire cabling for at least some part of its route. The cable characteristics shape the passband response so that the lower frequencies of the passband (300 Hz to 1700 Hz) are attenuated less than the higher frequencies (1700 Hz to 3300 Hz). The longer the cable the more pronounced the effect.

To minimize the impact of this undesired passband shaping, a compromise equalizer with more attenuation at lower frequencies than at higher frequencies can be placed in series with the analog signal. The modem includes three such equalizers designed to compensate for cable distortion.

Cable Equalizer Selection

CABLE2	CABLE1	Length of 0.4mm Diameter Cable
0	0	0.0
0	1	1.8 km
1	0	3.6 km
1	1	7.2 km

Analog Signals

Three analog signals provide the interface point for telephone company audio circuits and host audio inputs. Signals TXOUT and RXIN require buffering and filtering to be suitable for driving and receiving the communication channel. Signal AUX1 provides access to the transmitter for summing host audio signals with the modem analog output.

The filters required for anti-aliasing on the receiver input and smoothing on the transmitter output have a single pole located at 11,542 radians. Although this pole is located within the modem passband, internal filters compensate for its presence and, therefore, the pole location must not be changed. Some variation from recommended resistor and capacitor values is permitted as long as the pole is not moved, overall gain is preserved, and the device is not required to drive a load of less than 10k Ω .

Notice that when reference is made to signals TXA, RXA, and AUXIN, these signals are not electrically identical to TXOUT, RXIN, and AUX1. The schematic of the recommended modem interface circuit illustrates the differences.

Overhead

Except for the power-on-reset signal $\overline{\text{PORO}}$, the overhead signals are intended for internal use only. The various required connections are illustrated in the recommended modem interface circuit schematic. No host connections should be made to overhead signals other than $\overline{\text{PORO}}$.

SOFTWARE CIRCUITS

The R24BKJ contains 16 memory mapped registers to which an external (host) microprocessor has access. The host may read data out of or write data into these registers. Refer to the R24BKJ Host Processor Interface figure.

When information in these registers is being discussed, the format Z:Q is used. The register is specified by Z(0-F), and the bit by Q(0-7, 0 = LSB). A bit is considered to be "on" when set to a one (1) and "off" when reset to a zero (0).

Status/Control Bits

The operation of the R24BKJ is affected by a number of software control inputs. These inputs are written into registers within the interface memory via the host microprocessor bus. Modem operation is monitored by various software flags that are read from interface memory via the host microprocessor bus.

All status and control bits are defined in the R24BKJ Interface Memory Map table. Bits designated by '—' are reserved for modem use only and must not be changed by the host.

Any one of the registers may be read or written on any host read or write cycle, but all eight bits of that register are affected. In order to read a single bit or a group of bits in a register, the host processor must mask out unwanted data. When writing a single bit or group of bits in a register the host processor must perform a read-modify-write operation. That is, the entire register is read, the necessary bits are set or reset in the accumulator of the host, then the original unmodified bits and the modified bits are written back into the register of the interface memory.

Configuration Control


Five configurations are available in the R24BKJ modem. The configuration is selected by writing an 8-bit binary code into the configuration field (CONF) of the interface memory. The configuration field consists of bits 7 through 0 of register D. The code for these bits is shown in the following table. All other codes represent invalid states.

Configuration Codes

CONF Code	Configuration	Scrambler/Descrambler
04*	V.26B	disabled
44	V.26A	disabled
84	V.26B	enabled
C4	V.26A	enabled
0C	Tone	Not applicable
*Default value at POR with 220 ms synchronizing sequence.		

When the modem is initialized by power-on-reset, the configuration defaults to V.26B with scrambler disabled and 220 ms synchronizing signal. When the host wants to change configuration, the new code is written to the configuration field and the SETUP bit (E:3) is set to a one. Once the new configuration takes effect, the SETUP bit is reset to zero by the modem.

The information in the interface memory is serviced by the modem at 1200 times per second.



R24BKJ Host Processor Interface

R24BKJ Interface Memory Map

Bit Register	7	6	5	4	3	2	1	0
F	RAMA							
E	IA	CDIE	CDREQ	—	SETUP	DDIE	—	DDREQ
D	CONF							
C	RTSP	—	TPDM	1	—	EQFZ	DEQFZ	RAMW
B	RX	FED		GHIT	—	—	—	—
A	TDET	—	—	—	—	—	—	—
9	—	—	—	—	—	—	—	—
8	—	—	CDET	—	—	—	—	—
7	—	—	—	—	—	—	—	—
6	—	—	—	—	—	—	—	—
5	RXCD							
4	TXCD							
3	DDXM							
2	DDXL							
1	DDYM							
0	DDYL							
Register Bit	7	6	5	4	3	2	1	0

Channel Data Transfer

Data sent to or received from the data channel may be transferred between the modem and host processor in either serial or parallel form. The receiver operates in both serial and parallel mode simultaneously and requires no mode control bit selection. The transmitter operates in either serial or parallel mode as selected by mode control bit C:5 (TPDM).

To enable the transmitter parallel mode, TPDM must be set to a 1. The modem automatically defaults to the serial mode (TPDM=0) at power-on. In either transmitter serial or parallel mode, the R24BKJ is configured by the host processor via the microprocessor bus.

Serial Mode—The serial mode uses a standard V.24 (RS-232-C) hardware interface (optional USRT) to transfer channel data. Transmitter data can be sent serially only when TPDM is set to a zero.

Parallel Mode—Parallel data is transferred via two registers in the interface memory. Register 5 (RXCD) is used for receiver channel data, and Register 4 (TXCD) is used for transmitter channel data. Register 5 is continuously written every eight bit times when in the receive state. Register 4 is used as the source of channel transmitter data only when bit C:5 (TPDM) is set to a one by the host. Otherwise the transmitter reads data from the V.24 interface. Both RTS and RTSP remain enabled, however, regardless of the state of TPDM.

When performing parallel data transfer of channel data, the host and modem can synchronize their operations by handshaking bits in register E. Bit E:5 (CDREQ) is the channel data request bit. This bit is set to a one by the modem when receiver data is available in RXCD or when transmitter data is required in TXCD. Once the host has finished reading RXCD or writing TXCD, the host processor must reset CDREQ by writing a zero to that bit location.

When set to a one by the host, Bit E:6 (CDIE) enables the CDREQ bit to cause an $\overline{\text{IRQ}}$ interrupt when set. While the $\overline{\text{IRQ}}$ line is driven to a TTL low level by the modem, bit E:7 (IA) is a one.

If the host does not respond to the channel data request within eight bit times, the RXCD register is over written or the TXCD register is sent again.

Refer to Channel Data Parallel Mode Control flow chart for recommended software sequence.

R24BKJ Interface Memory Definitions

Mnemonic	Name	Memory Location	Description												
CDET	Carrier Detector	8:5	The one state of CDET indicates passband energy is being detected, and a training sequence is not present. CDET goes to one at the start of the data state, and returns to zero at the end of the received signal. CDET activates one baud time before \overline{RLSD} and deactivates one baud time after \overline{RLSD} .												
CDIE	Channel Data Interrupt Enable	E:6	When set to a one, CDIE enables an \overline{IRQ} interrupt to be generated when the channel data request bit (CDREQ) is a one.												
CDREQ	Channel Data Request	E:5	Parallel data mode handshaking bit. Set to a one when the modem receiver writes data to RXCD, or the modem transmitter reads data from TXCD. CDREQ must be reset to zero by the host processor when data service is complete.												
CONF	Configuration	D:0-7	<div>The 8-bit field CONF controls the configuration of the modem according to the following table:</div> <table><tr><th>Hex Code</th><th>Configuration</th></tr><tr><td>04*</td><td>V.26B, Bell 201B/C, Scrambler/descrambler disabled</td></tr><tr><td>44</td><td>V.26A, Scrambler/descrambler disabled</td></tr><tr><td>84</td><td>V.26B, Bell 201B/C, Scrambler/descrambler enabled</td></tr><tr><td>C4</td><td>V.26A, Scrambler/descrambler enabled</td></tr><tr><td>0C</td><td>Tone</td></tr></table> <div>*Default value at POR with 220 ms turn-on sequence.</div> <div>Configuration Definitions V.26/Bell 201—The modem operates as specified in CCITT Recommendation V.26 bis Alternate A or B, and Bell 201B/C, at a 2400 bps data rate. Tone—The modem sends single or dual frequency tones in response to the \overline{RTS} or RTSP signals. Tone frequencies and amplitudes are controlled by RAM locations written by the host. When not transmitting tones the Tone configuration allows detection of single frequency tones by the TDET bit. The tone detector frequency can be changed by the host by altering the contents of several RAM locations.</div>	Hex Code	Configuration	04*	V.26B, Bell 201B/C, Scrambler/descrambler disabled	44	V.26A, Scrambler/descrambler disabled	84	V.26B, Bell 201B/C, Scrambler/descrambler enabled	C4	V.26A, Scrambler/descrambler enabled	0C	Tone
Hex Code	Configuration														
04*	V.26B, Bell 201B/C, Scrambler/descrambler disabled														
44	V.26A, Scrambler/descrambler disabled														
84	V.26B, Bell 201B/C, Scrambler/descrambler enabled														
C4	V.26A, Scrambler/descrambler enabled														
0C	Tone														
DDIE	Diagnostic Data Interrupt Enable	E:2	When set to a one, DDIE enables an \overline{IRQ} interrupt to be generated when the diagnostic data request bit (DDREQ) is a one.												
DDREQ	Diagnostic Data Request	E:0	DDREQ goes to a one when the modem reads from or writes to DDYL. DDREQ goes to a zero when the host processor reads from or writes to DDYL. Used for diagnostic data handshaking bit.												
DDXL	Diagnostic Data X Least	2:0-7	Least significant byte of 16-bit word used in reading XRAM locations.												
DDXM	Diagnostic Data X Most	3:0-7	Least significant byte of 16-bit word used in reading XRAM locations.												
DDYL	Diagnostic Data Y Least	0:0-7	Least significant byte of 16-bit word used in reading YRAM locations or writing XRAM and YRAM locations.												
DDYM	Diagnostic Data Y Most	1:0-7	Most significant byte of 16-bit word used in reading YRAM locations or writing XRAM and YRAM locations.												
DEQFZ	Delayed Equalizer Freeze	C:1	The DEQFZ bit sets the receiver's equalizer in a delayed freeze mode. If DEQFZ=1, the equalizer will be frozen when a programmable baud count expires after carrier detection. The power-on default value is 600 ms; a lower number is not recommended since the equalizer adapts slowly on data.												
EQFZ	Equalizer Freeze	C:2	When EQFZ is a one, the adaptive equalizer taps stop updating and remain frozen.												
FED	Fast Energy Detector	B:5,6	<div>FED consists of a 2-bit field that indicates the level of received signal according to the following code.</div> <table><tr><th>Code</th><th>Energy Level</th></tr><tr><td>0</td><td>None</td></tr><tr><td>1</td><td>Invalid</td></tr><tr><td>2</td><td>Above Turn-off Threshold</td></tr><tr><td>3</td><td>Above Turn-on Threshold</td></tr></table> <div>While receiving a signal, FED normally alternates between Codes 2 and 3.</div>	Code	Energy Level	0	None	1	Invalid	2	Above Turn-off Threshold	3	Above Turn-on Threshold		
Code	Energy Level														
0	None														
1	Invalid														
2	Above Turn-off Threshold														
3	Above Turn-on Threshold														

R24BKJ Interface Memory Definitions (continued)

Mnemonic	Name	Memory Location	Description
GHIT	Gain Hit	B:4	The gain hit bit goes to one when the receiver detects a sudden increase in passband energy faster than the AGC circuit can correct. GHIT returns to zero when the AGC output returns to normal.
IA	Interrupt Active	E:7	IA is a one when the modem is driving the interrupt request line ($\overline{\text{IRQ}}$) to a low TTL level.
RAMA	RAM Access	F:0-7	The RAMA register is written by the host when reading or writing diagnostic data. The RAMA code determines the RAM location with which the diagnostic read or write is performed.
RAMW	RAM Write	C:0	RAMW is set to a one by the host processor when performing diagnostic writes to the modem RAM. RAMW is set to a zero by the host when reading RAM diagnostic data.
RTSP	Request to Send Parallel	C:7	The one state of RTSP begins a transmit sequence. The modem continues to transmit until RTSP is turned off and the turn-off sequence has been completed. RTSP parallels the operation of the hardware $\overline{\text{RTS}}$ control input. These inputs are ORed by the modem.
RXCD	Receiver Channel Data	5:0-7	RXCD is written to by the modem every eight bit times. This byte of channel data can be read by the host when the receiver sets the channel data request bit (CDREQ).
RX	Receive State	B:7	RX is a one when the modem is in the receive state (i.e., not transmitting).
SETUP	Setup	E:3	The host processor must set the SETUP bit to a one when reconfiguring the modem, i.e., when changing CONF (D:0-7).
TDET	Tone Detected	A:7	The one state of TDET indicates reception of a tone. The filter can be retuned by means of the diagnostic write routine.
TPDM	Transmitter Parallel Data Mode	C:5	When control bit TPDM is a one, the transmitter accepts data for transmission from the TXCD register rather than the serial hardware data input.
TXCD	Transmitter Channel Data	4:0-7	The host processor conveys output data to the transmitter in parallel data mode by writing a data byte to the TXCD register when the channel data request bit (CDREQ) goes to a one. Data is transmitted as single bits in V.21 or as dibits in V.27 starting with bit 0 or dibit 0,1.

Diagnostic Data Transfer


The modem contains 128 words of random access memory (RAM). Each word is 32-bits wide. Because the modem is optimized for performing complex arithmetic, the RAM words are frequently used for storing complex numbers. Therefore, each word is organized into a real part (16 bits) and an imaginary part (16-bits) that can be accessed independently. The portion of the word that normally holds the real value is referred to as XRAM. The portion that normally holds the imaginary value is referred to as YRAM. The entire contents of XRAM and YRAM may be read by the host processor via the microprocessor interface.

The interface memory acts as an intermediary during these host to signal processor RAM data exchanges. The RAM address to be read from or written to is determined by the contents of register F (RAMA). The R24BKJ RAM Access Codes table lists 27 access codes for storage in register F and the corresponding diagnostic functions. The R24BKJ Diagnostic Data Scaling table provides scaling information for these diagnostic functions. Each RAM word transferred to the interface memory is 32 bits long.

These bits are written into interface memory registers 3, 2, 1 and 0 in that order. Registers 3 and 2 contain the most and least significant bytes of XRAM data, respectively, while registers 1 and 0 contain the most and least significant bytes of YRAM data respectively.

When set to a one, bit C:0 (RAMW) causes the modem to suspend transfer of RAM data to the interface memory, and instead, to transfer data from interface memory to RAM. When writing into the RAM, only 16 bits are transferred, not 32 bits as for a read operation. The 16 bits written in XRAM or YRAM come from registers 1 and 0, with register 1 being the more significant byte. Selection of XRAM or YRAM for the destination is by means of the code stored in the RAMA bits of register F. When bit F:7 is set to one, the XRAM is selected. When F:7 equals zero, YRAM is selected.

When the host processor reads or writes register 0, the diagnostic data request bit E:0 (DDREQ) is reset to zero. When the modem reads or writes register 0, DDREQ is set to a one. When set to a one by the host, bit E:2 (DDIE) enables the DDREQ bit to cause an $\overline{\text{IRQ}}$ interrupt when set. While the $\overline{\text{IRQ}}$ line is driven to a TTL low level by the modem, bit E:7 (IA) goes to a one.



Channel Data Parallel Mode Control


R24BKJ RAM Access Codes

Node	Function	RAMA	Reg. No.
1	AGC Gain Word	B1	2,3
2	Average Power	F2	2,3
3	Receiver Sensitivity	F1	2,3
4	Receiver Hysteresis	84	2,3
5	Equalizer Input	5B	0,1,2,3
6	Equalizer Tap Coefficients	1B-2A	0,1,2,3
7	Unrotated Equalizer Output	6B	0,1,2,3
8	Rotated Equalizer Output	0A	0,1,2,3
9	Decision Points	6C	0,1,2,3
10	Error Vector	6D	0,1,2,3
11	Rotation Angle	87	2,3
12	Frequency Correction	8B	2,3
13	EQM	B0	2,3
14	Alpha (α)	36	0,1
15	Beta One (β_1)	37	0,1
16	Beta Two (β_2)	38	0,1
17	Alpha Prime (α')	39	0,1
18	Beta One Prime (β_1')	3A	0,1
19	Beta Two Prime (β_2')	3B	0,1
20	Alpha Double Prime (α'')	B6	2,3
21	Beta Double Prime (β'')	B7	2,3
22	Output Level	43	0,1
23	Tone 1 Frequency	8E	2,3
24	Tone 1 Level	44	0,1
25	Tone 2 Frequency	8F	2,3
26	Tone 2 Level	45	0,1
27	Checksum	02	0,1
28	Fixed Synchronizing Segment	91	2,3
29	Open Synchronizing Segment	11	0,1

R24BKJ Diagnostic Data Scaling

Node	Parameter/Scaling
1	AGC Gain Word (16-bit unsigned). AGC Gain in dB = $50 - [(AGC\ Gain\ Word/64) \times 0.098]$ Range: $(16C0)_{16}$ to $(7FFF)_{16}$. For -43 dBm Threshold
2	Average Power (16-bit unsigned) Post-AGC Average Power in dBm = $10 \log (Average\ Power\ Word/2185)$ Typical Value = $(0889)_{16}$, corresponding to 0 dBm Pre-AGC Power in dBm = (Post-AGC Average Power - AGC Gain)
3	Receiver Sensitivity (16-bit twos complement) On-Number = $655.36 (52.38 + P_{ON})$ where: P_{ON} = Turn-on threshold in dB Convert On-Number to hexadecimal and store at access code F1
4	Receiver Hysteresis (16-bit twos complement) Off-Number = $[65.4 (10^A)]^2/2$ where: $A = (P_{OFF} - P_{ON} - 0.5)/20$ P_{ON} = Turn-on threshold in dB P_{OFF} = Turn-off threshold in dB Convert Off-Number to hexadecimal and store at access code 84.

R24BKJ Diagnostic Data Scaling

Node	Parameter/Scaling																													
5,7-9	<p>All base-band signal point nodes (i.e., Equalizer Input, Unrotated Equalizer Output, Rotated Equalizer Output, and Decision Points) are 32-bit, complex, twos complement numbers.</p> <table><tr><th rowspan="2">Point</th><th colspan="2">Value (hex)</th></tr><tr><th>X</th><th>Y</th></tr><tr><td>1</td><td>1600</td><td>1600</td></tr><tr><td>2</td><td>0000</td><td>1F1C</td></tr><tr><td>3</td><td>EA00</td><td>1600</td></tr><tr><td>4</td><td>E0E4</td><td>0000</td></tr><tr><td>5</td><td>EA00</td><td>EA00</td></tr><tr><td>6</td><td>0000</td><td>E0E4</td></tr><tr><td>7</td><td>1600</td><td>EA00</td></tr><tr><td>8</td><td>1F1C</td><td>0000</td></tr></table> 	Point	Value (hex)		X	Y	1	1600	1600	2	0000	1F1C	3	EA00	1600	4	E0E4	0000	5	EA00	EA00	6	0000	E0E4	7	1600	EA00	8	1F1C	0000
Point	Value (hex)																													
	X	Y																												
1	1600	1600																												
2	0000	1F1C																												
3	EA00	1600																												
4	E0E4	0000																												
5	EA00	EA00																												
6	0000	E0E4																												
7	1600	EA00																												
8	1F1C	0000																												
6	<p>Equalizer Tap Coefficients (32-bit, complex, twos complement)</p> <p>Complex numbers with X = real part, Y = imaginary part X and Y range: 0000 to (FFFF)₁₆ representing ± full scale in hexadecimal twos complement</p>																													
10	<p>Error Vector (32-bit, complex, twos complement)</p> <p>Complex number with X = real part, Y = imaginary part. X and Y range: (8000)₁₆ to (7FFF)₁₆</p>																													
11	<p>Rotation Angle (16-bit, signed, twos complement)</p> <p>Rotation Angle in deg. = (Rot. Angle Word/65,536) × 360</p>																													
12	<p>Frequency Correction (16-bit signed twos complement)</p> <p>Frequency correction in Hz = (Freq. Correction Word/65,536) × Baud Rate Range: (FC00)₁₆ to (400)₁₆ representing ± 18.75 Hz</p>																													
13	<p>EQM (16-bit, unsigned)</p> <p>Filtered squared magnitude of error vector. Proportionality to BER determined by particular application</p>																													
14-21	<p>Filter Tuning Parameters (16-bit unsigned) Alpha, Beta One, Beta Two, Alpha Prime, Beta One Prime, Beta Two Prime, Alpha Double Prime, and Beta Double Prime are set according to instructions in application note 668. Use a sample rate of 7200 samples per second for all calculations.</p>																													
22	<p>Output Level (16-bit unsigned)</p> <p>Output Number = 27573.6 [10^(Po/20)] Po = output power in dBm with series 600 ohm resistor into 600 ohm load. Convert Output Number to hexadecimal and store at access code 43</p>																													
24 and 26	<p>Tone 1 and Tone 2 Levels</p> <p>Calculate the power of each tone independently by using the equation for Output Number given at node 22. Convert these numbers to hexadecimal then store at access codes 44 and 45. Total power transmitted in tone mode is the result of both tone 1 power and tone 2 power.</p>																													
23 and 25	<p>Tone 1 and 2 Frequency (16-bit unsigned)</p> <p>N = 9.1022 (Frequency in Hz) Convert N to hexadecimal then store at access code 8E or 8F.</p>																													
27	<p>Checksum (16-bit unsigned)</p> <p>ROM checksum number determined by revision level.</p>																													
28,29	<p>Fixed and Open Synchronizing Segments (16-bit unsigned)</p> <p>Synchronizing Sequence = [Fixed + (Open + 1)] baud times (± 1 baud time) 7FFF₁₆ ≥ Fixed, Open baud times ≥ 0 (baud time = 1/1200 = 0.833 ms) Fixed = unscrambled ones Open = unscrambled or scrambled ones</p>																													

POWER-ON INITIALIZATION

When power is applied to the R24BKJ, a period of 50 to 350 ms is required for power supply settling. The power-on-reset signal (POR) remains low during this period. Approximately 10 ms after the low to high transition of POR, the modem is ready to be configured, and RTS may be activated. If the 5 Vdc power supply drops below approximately 3 Vdc for more than 30 msec, the POR cycle is repeated.

At $\overline{\text{POR}}$ time the modem defaults to the following configuration: V.26B, scrambler disabled, serial mode, 221 ms synchronizing signal, interrupt disabled, RAM access code 0A, transmitter output level set for +5 dBm at TXA, receiver turn-on threshold set for -43.5 dBm, receiver turn-off threshold set for -47.0 dBm, tone 1 and tone 2 set for 0 Hz and 0 volts output, and tone detector parameters zeroed.

$\overline{\text{POR}}$ can be connected to a user supplied power-on-reset signal in a wire-or configuration. A low active pulse of 3 μsec or longer applied to the $\overline{\text{POR}}$ pin causes the modem to reset. The modem is ready to be configured 10 msec after the low active pulse is removed from $\overline{\text{POR}}$.

PERFORMANCE

The R24BKJ provides the user with unexcelled high performance

TYPICAL BIT ERROR RATES

The Bit Error Rate (BER) performance of the modem is specified for a test configuration conforming to that illustrated in CCITT Recommendation V.56. Bit error rates are measured at a received line signal level of -20 dBm.


RECEIVED SIGNAL FREQUENCY TOLERANCE

The receiver circuit of the R24BKJ can adapt to received frequency error of ± 10 Hz with less than 0.2 dB degradation in BER performance.


TYPICAL PHASE JITTER

The modem exhibits a BER of 10^{-6} or less with a signal-to-noise ratio of 12.5 dB in the presence of 15° peak-to-peak phase jitter at 150 Hz or with a signal-to-noise ratio of 15 dB in the presence of 30° peak-to-peak phase jitter at 120 Hz (scrambler inserted).

An example of the BER performance capabilities is given in the following diagrams:




Typical Bit Error Rate
(Back-to-Back, Level -20 dBm)



Typical Bit Error Rate
(Unconditioned 3002 Line, Level -20 dBm)

The BER performance test set-up is show in the following diagram:



BER Performance Test Set-up

APPLICATION

Recommended Modem Interface Circuit

The R24BKJ is supplied as a 64-pin QUIP device to be designed into original equipment manufacturer (OEM) circuit boards. The recommended modem interface circuit and parts list illustrate the connections and components required to connect the modem to the OEM electronics.

If the auxiliary analog input (pin 26) is not used, resistors R2 and R3 can be eliminated and pin 26 must be connected to analog ground (pin 24). When the cable equalizer controls CABLE1 and CABLE2 are connected to long leads that are subject to picking up noise spikes, a 3k Ω series resistor should be used on each input (Pins 32 and 33) for isolation.

Resistors R4 and R9 can be used to trim the transmit level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of ± 1 dB the 1% resistor values shown are correct for more than 99.8% of the units.

Typical Modem Interface Parts List

Component	Manufacturer's Part Number	Manufacturer
C3,C5,C7,C9 C2	592CX7R104M050B N511BY100JW	Sprague San Fernando/ Wescap
C1	C114C330J2G5CA	Kemet
C11	SA405C274MAA	AVX
Y1	333R14-002	Uniden
Z1	LM1458N	National
R5,R6	CML 1/10 T86.6K ohm $\pm 1\%$	Dale Electronics
R4	5MA434.0K $\pm 1\%$	Corning Electronics
R11	5043CX3R000J	Mepco Electra
R10	5043CX2M700J	Mepco Electra
R1	5043CX47K00J	Mepco Electra
R7	5043CX3K00J	Mepco Electra
R2,R3	5043CX1K00J	Mepco Electra
C10	ECEBEF100	Panasonic
C8	SMC50T1R0M5X12	United Chem-Con
C4,C6	C124C102J5G5CA	Kemet
CR1	IN751D	I.T.T.
R9	CRB $\frac{1}{4}$ XF47K5	R-Ohm
R8	ER025QKF2370	Matsushita Electric
R14	Determined by IRQ characteristics	


PC Board Layout Considerations

1. The R24BKJ and all supporting analog circuitry, including the data access arrangement if required, should be located on the same area of printed circuit board (PCB).
2. All power traces should be at least 0.1 inch width.
3. If power source is located more than approximately 5 inches from the R24BKJ, a decoupling capacitor of 10 microfarad or greater should be placed in parallel with C11 near pins 11 and 48.
4. All circuitry connected to pins 9 and 10 should be kept short to prevent stray capacitance from affecting the oscillator.

5. Pin 22 should be tied directly to pin 24 at the R24BKJ package. Pin 24 should tie directly, by a unique path, to the common ground point for analog and digital ground.
6. An analog ground plane should be supplied beneath all analog components. The analog ground plane should connect to pin 24 and all analog ground points shown in the recommended circuit diagram.
7. Pins 4, 8, 29, and 48 should tie together at the R24BKJ package. Pin 48 should tie directly, by a unique path, to the common ground point for analog and digital ground.
8. A digital ground plane should be supplied to cover the remaining allocated area. The digital ground plane should connect to pin 48 and all digital ground points shown in the recommended circuit diagram plus the crystal-can ground.
9. The R24BKJ package should be oriented relative to the two ground planes so that the end containing pin 1 is toward the digital ground plane and the end containing pin 32 is toward the analog ground plane.
10. As a general rule, digital signals should be routed on the component side of the PCB while analog signals are routed on the solder side. The sides may be reversed to match a particular OEM requirement.
11. Routing of R24BKJ signals should provide maximum isolation between noise sources and sensitive inputs. When layout requirements necessitate routing these signals together, they should be separated by neutral signals. Refer to the table of noise characteristics for a list of pins in each category.

Pin Noise Characteristics

Noise Source		Neutral	Noise Sensitive	
High	Low		Low	High
1	6	3	26	23
2	7	4	28	27
5	9	8	32	35
14	10	11	33	36
15	12	16		37
20	13	22		
21	17	24		
30	18	25		
38	19	29		
39	45	31		
40	46	34		
41	49	42		
44	50	43		
	51	47		
	52	48		
	53			
	54			
	55			
	56			
	57			
	58			
	59			
	60			
	61			
	62			
	63			
	64			



Recommended Modem Interface Circuit

PACKAGE DIMENSIONS

