## HD66732

## (Graphics Liquid Crystal Display Controller/Driver Supporting JIS Level-1 and Level-2 Kanji ROM)

## HITACHI

ADE-207-314(Z)
Rev 1.2
Aug, 1999

## Description

The HD66732 is a dot-matrix liquid crystal display (LCD) controller and driver LSI that displays 11-by-12 dot Japanese characters consisting of kanji and hiragana according to the Japanese Industrial Standard (JIS) Level-1 and Level-2 Kanji Set. The HD66732 incorporates the following five functions on a single chip: (1) display control function for the dot matrix LCD, (2) a display RAM to store character codes, (3) ROM fonts to support level-1 and level-2 kanji, (4) an LCD driver, and (5) a booster to drive the LCD. A 4-line 10 -character kanji display can be easily achieved by receiving character codes ( 2 bytes/character) from the microcomputer. The software processing loads on the microcomputer for kanji-font display development can be greatly reduced, and an external kanji character generator or key scan circuit is not needed. The character font includes font ROMs of 6,353 kanji from the JIS Level-1 and Level-2 Kanji Set, 285 JIS nonkanji characters, and 256 half-size alphanumeric characters and symbols. Full-size fonts such as Japanese kanji and half-size fonts such as alphanumeric characters can be displayed together. In addition, the HD66732 supports a 120-by-52 dot graphics display function that can display not only characters such as kanji but also graphics such as drawings or maps.

The HD66732 has various functions to reduce the power consumption of an LCD system, such as lowvoltage operation at 2.4 V , a low-power LCD drive operating amplifier, and a booster to switch the boosting rate. Combining these hardware functions with software functions such as standby and sleep modes allows precise power control. The HD66732 is suitable for any battery-driven product requiring long-term driving capabilities such as cellular phones, pagers, or portable devices.

## Features

- Dot-matrix liquid crystal display controller/driver supporting the display of kanji from the JIS Level-1 and Level-2 Kanji Set
- Kanji display and high-speed font development processing enabled by data transfer of two bytes/character
- 4-line 10 -character kanji and 120-by-52-dot graphics display
- Mark display using 200 monochrome segments (marks) or 40 grayscale segments
- Control up to a 4 x 8 (32 key) matrix key scan (at a serial interface)


## HD66732

- Large character generator ROM for full-size display: corresponds to 8,128 full-size fonts
— Kanji according to JIS Level-1 Kanji (11 x 12 dots): 2,965-character font
— Kanji according to JIS Level-2 Kanji (11 x 12 dots): 3,388-character font
— JIS non-kanji (11 x 12 dots): 285-character font
- Character generator ROM for half-size display: corresponds to 256 half-size fonts
- Alphanumeric characters ( $6 \times 12$ dots): 128 fonts x 2 banks ( 256 fonts)
- 120-by-52-dot bit-map graphics display
- Combined display of $11 \times 12$ dots for full-size fonts consisting of kanji and kana, $6 \times 12$ dots for halfsize fonts of alphanumeric characters and symbols
- Low-power operation support:
- $\mathrm{Vcc}=2.4$ to 5.5 V (low voltage)
- Single, double, triple, or quadruple booster for liquid crystal drive voltage
- Operational amplifier for low-power LCD drive supply and bleeder-resistors incorporated
- Strong power-save functions such as the standby mode and sleep mode supported
- Wake-up function using key scan interrupt
- Programmable LCD-drive duty ratios and bias values
- Various display control functions:
- Combined display (super-imposed display) of kanji characters and bit map graphics
- Vertical smooth scroll (dot unit)
- Black-white reversed display of full screen
- Display-line-unit black-white reversed/underline/blinking display
— Black-white reversed/blinking/black-white reversed blinking character display
- Display data RAM: 80 bytes (stores 40 -character code in full size)
- Character generator RAM: 780 bytes (stores 120-by-52-dot bit map areas) ( 30 full-size user fonts can be displayed)
- Segment RAM: 60 bytes ( 200 segments can be displayed)
- Three-line clock synchronous serial bus, 4-/8-bit bus interface
- No wait cycle for instruction execution and RAM access
- 120 -segment x 54 -common LCD driver
- Three general output ports built-in
- External R-C oscillator
- LCD drive voltage: 4.5 V to 13.0 V
- External dimensions: Tape carrier package (TCP) and slim chip with Au-bumps


## Table 1 Programmable Display Sizes and Duty Ratios

| Duty Ratio | Optimum Drive Bias | Number of Full-size <br> Kanji Display <br> Characters | Graphics Display Area | Segment Display | Scanned Keys | General Ports |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1/2 | 1/2 | Unavailable | Unavailable | 200 | $32(4 \times 8)$ | 3 |
| 1/15 | 1/5 | 1 line $\times 10$ characters | $120 \times 13$ dots | (Grayscale |  |  |
| 1/28 | 1/6 | 2 lines $\times 10$ characters | $120 \times 26$ dots | segments: |  |  |
| 1/41 | 1/7 | 3 lines $\times 10$ characters | $120 \times 39$ dots | 40) |  |  |
| 1/54 | 1/8 | 4 lines $\times 10$ characters | $120 \times 52$ dots |  |  |  |

Type Name

| Type Name | External <br> Dimensions | Display Lines <br> (Graphics Display) | Built-in Full-size <br> Font | Built-in Half-size <br> Font |
| :--- | :--- | :--- | :--- | :--- |
| HD66732A04TB0L | Bending TCP | 4-line $\times 10$-character <br> $(120 \times 52$ dots) | JIS Level-1 and <br> Level-2 Kanji Set + <br> non-kanji <br> characters | Alphanumeric <br> characters |
| HD66732A04BP | Au-bumped chip <br> (slim chip) | 4-line $\times$ 10-character <br> $(120 \times 52$ dots) | JIS Level-1 and <br> Level-2 Kanji Set + + <br> non-kanji <br> characters | Alphanumeric <br> characters |

## Example of Liquid Crystal Display



Figure 1 Combined Display of 4-line x 10-character Kanji and Graphics

## LCD Specification Comparison for Kanji Display

| Items | External Kanji ROM Type |  |  |
| :---: | :---: | :---: | :---: |
|  | HD66724 | HD66725 | HD66726 |
| Kanji display area | $72 \times 24$ dots | $96 \times 24$ dots | $96 \times 40$ dots |
| Kanji character display | - | - | - |
| Half-size alphanumeric character display | 12 characters $\times 3$ lines | 16 characters $\times 3$ lines | 16 characters $\times 5$ lines |
| Graphics display sizes | $72 \times 26$ dots | $96 \times 26$ dots | $96 \times 42$ dots |
| Multiplexing icons | 144 | 192 | 192 |
| Key scan control | $8 \times 4$ | $8 \times 4$ | $8 \times 4$ |
| General output port | 3 | 3 | 3 |
| Operating power voltages | 1.8 V to 5.5 V | 1.8 V to 5.5 V | 1.8 V to 5.5 V |
| Liquid crystal drive voltages | 3 V to 6 V | 3 V to 6 V | 4.5 V to 11 V |
| Serial bus | Clock-synchronized serial | Clock-synchronized serial | Clock-synchronized serial |
| Parallel bus | 4 bits, 8 bits | 4 bits, 8 bits | 4 bits, 8 bits |
| Expansion driver control | Impossible | Impossible | Impossible |
| Liquid crystal drive duty ratios | 1/2, 10, 18, 26 | 1/2, 10, 18, 26 | 1/2, 10, 18, 26, 34, 42 |
| Liquid crystal drive biases | $1 / 4$ to $1 / 6.5$ | $1 / 4$ to $1 / 6.5$ | $1 / 2$ to $1 / 8$ |
| Liquid crystal drive waveforms | B | B | B |
| Liquid crystal voltage booster | Single, double or triple | Single, double, or triple | Single, double, triple, or quadruple |
| Bleeder-resistor for liquid crystal drive | Incorporated (external) | Incorporated (external) | Incorporated (external) |
| Liquid crystal drive operational amplifier | Incorporated | Incorporated | Incorporated |
| Contrast adjuster | Incorporated | Incorporated | Incorporated |
| Horizontal smooth scroll | 3-dot unit | 3-dot unit | Impossible |
| Vertical smooth scroll | Raster-row unit | Raster-row unit | Raster-row unit |
| Double-height display | Yes | Yes | Yes |
| DDRAM | $80 \times 8$ | $80 \times 8$ | $80 \times 8$ |
| CGROM | 21 k | 21 k | 21 k |
| Incorporated font | Alphanumeric character + kana | Alphanumeric character + kana | Alphanumeric character + kana |
| CGRAM | $384 \times 8$ | $384 \times 8$ | $480 \times 8$ |
| SEGRAM | $72 \times 8$ | $96 \times 8$ | $96 \times 8$ |
| Number of CGROM fonts | 432 | 432 | 432 |
| Number of CGRAM fonts | 64 | 64 | 64 |
| Font sizes | $6 \times 8$ | $6 \times 8$ | $6 \times 8$ |
| R-C oscillation resistor/ oscillation frequency | External resistor, incorporated ( 32 kHz ) | External resistor, incorporated ( 32 kHz ) | External resistor ( 50 kHz ) |
| Reset function | External | External | External |
| Low power control | Partial display off Display off Oscillation off Liquid crystal power off Key wake-up interrupt | Partial display off <br> Display off <br> Oscillation off <br> Liquid crystal power off Key wake-up interrupt | Partial display off <br> Display off <br> Oscillation off <br> Liquid crystal power off <br> Key wake-up interrupt |
| SEG/COM direction switching | SEG, COM | SEG, COM | SEG, COM |
| QFP package | - | - | - |
| TCP package | TCP | TCP | TCP |
| Bare chip (without bumps) | - | - | - |
| Bumped chip | Yes | Yes | Yes |
| Number of pins | 146 | 170 | 185 |
| Chip sizes | $10.34 \times 2.51$ | $10.97 \times 2.51$ | $13.13 \times 2.51$ |
| Pad (bump) intervals | $80 \mu \mathrm{~m}$ | $80 \mu \mathrm{~m}$ | $100 \mu \mathrm{~m}$ |

## LCD Specification Comparison for Kanji Display (cont)

| Items | Internal Kanji ROM Type |  |  |
| :---: | :---: | :---: | :---: |
|  | HD66730 | HD66731 | HD66732 |
| Kanji display area | $71 \times 25$ dots | $119 \times 51$ dots | $120 \times 52$ dots |
| Kanji character display | 6 characters $\times 2$ lines | 10 characters $\times 4$ lines | 10 characters $\times 4$ lines |
| Half-size alphanumeric character display | 12 characters $\times 2$ lines | 20 characters $\times 4$ lines | 20 characters $\times 4$ lines |
| Graphics display sizes | ( $48 \times 26$ dots) | ( $48 \times 26$ dots) | $120 \times 52$ dots |
| Multiplexing icons | 71 | 120 | 200 |
| Key scan control | - | - | $8 \times 4$ |
| General output port | - | - | 3 |
| Operating power voltages | 2.4 V to 5.5 V | 2.4 V to 5.5 V | 2.4 V to 5.5 V |
| Liquid crystal drive voltages | 3 V to 15 V | 3 V to 15 V | 4.5 V to 13 V |
| Serial bus | Clock-synchronized serial | Clock-synchronized serial | Clock-synchronized serial |
| Parallel bus | 8 bits | 8 bits | 4 bits, 8 bits |
| Expansion driver control | Possible | Impossible | Impossible |
| Liquid crystal drive duty ratios | 1/14, 27, 40, 53 | 1/14, 27, 40, 53 | 1/2, 15, 28, 41, 54 |
| Liquid crystal drive biases | $1 / 4$ to $1 / 8.3$ | $1 / 4$ to $1 / 8.3$ | $1 / 2$ to $1 / 8$ |
| Liquid crystal drive waveforms | B | B | B +C |
| Liquid crystal voltage booster | Double or triple | Double or triple | Single, double, triple, or quadruple |
| Bleeder-resistor for liquid crystal drive | External | External | External |
| Liquid crystal drive operational amplifier | - | - | Incorporated |
| Contrast adjuster | - | - | Incorporated |
| Horizontal smooth scroll | Display unit | Display unit | Impossible |
| Vertical smooth scroll | Raster-row unit | Raster-row unit | Raster-row unit |
| Double-height display | - | - | - |
| DDRAM | $80 \times 8$ | $80 \times 8$ | $80 \times 8$ |
| CGROM | $507 \mathrm{k}+9 \mathrm{k}$ | $507 \mathrm{k}+9 \mathrm{k}$ | 1,048 k + 18 k |
| Incorporated font | JIS Level-1 Kanji Set, Hungle | JIS Level-1 Kanji Set, Hungle | JIS Level-1 and Level-2 <br> Kanji Set |
| CGRAM | $208 \times 8$ | $208 \times 8$ | $780 \times 8$ |
| SEGRAM | $16 \times 8$ | $16 \times 8$ | $60 \times 8$ |
| Number of CGROM fonts | $3840+128$ (half size) | $3840+128$ (half size) | $8128+256$ (half size) |
| Number of CGRAM fonts | 8 | 8 | 30 |
| Font sizes | $11 \times 12$ | $11 \times 12$ | $11 \times 12$ |
| R-C oscillation resistor/ oscillation frequency | External resistor ( 150 kHz ) | External resistor ( 150 kHz ) | External resistor ( 45 to 76 kHz ) |
| Reset function | External | External | External |
| Low power control | Booster off Internal division function | Booster off Internal division function | Partial display off <br> Display off <br> Oscillation off <br> Liquid crystal power off <br> Key wake-up interrupt |
| SEG/COM direction switching | - | - | SEG, COM |
| QFP package | QFP-1420 | - | - |
| TCP package | - | TCP | TCP |
| Bare chip (without bumps) | Yes | - | - |
| Bumped chip | - | Yes | Yes |
| Number of pins | 128 | 206 | 221 |
| Chip sizes | $7.48 \times 6.46$ | $7.48 \times 6.46$ | $12.68 \times 4.31$ |
| Pad (bump) intervals | $180 \mu \mathrm{~m}$ | $80 \mu \mathrm{~m}$ | $100 \mu \mathrm{~m}$ |

## HD66732 Block Diagram



## HD66732 Pad Arrangement

- Chip size: $12.68 \mathrm{~mm} \times 4.31 \mathrm{~mm}$
- Pad coordinates: Pad center
- Coordinate origin: Chip center
- Au bump size: $70 \mu \mathrm{~m} \times 70 \mu \mathrm{~m}$
- Au bump pitch: $100 \mu \mathrm{~m}$ (min.)



## COG Routing Example

- Clock-synchronized serial bus
- Unused key scan
- Unused port output
- Quadruple booster
- Internal operational amplifier



## HD66732 Pad Coordinates

| Pin <br> No. | Pad Name | Coordinate |  | Pin <br> No. | Pad Name | Coordinate |  | Pin <br> No. | Pad Name | Coordinate |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | X | Y |  |  | X | Y |  |  | X | Y |
| - | Dummy1 | -6165 | 1929 | 7 | TEST | -4027 | -1989 | 61 | C1+ | 3917 | -1929 |
| - | Dummy2 | -6165 | 1829 | 8 | PORT2 | -3843 | -1989 | 62 | C1- | 4047 | -1929 |
| - | Dummy3 | -6165 | 1729 | 9 | PORT1 | -3659 | -1989 | 63 | C1- | 4147 | -1929 |
| - | Dummy 4 | -6165 | 1629 | 10 | PORT0 | -3475 | -1989 | 64 | C1- | 4247 | -1929 |
| - | Dummy5 | -6165 | 1529 | 11 | IRQ* | -3291 | -1989 | 65 | C1- | 4347 | -1929 |
| - | Dummy6 | -6165 | 1428 | 12 | KST3 | -3107 | -1989 | 66 | VLOUT | 4478 | -1929 |
| - | Dummy7 | -6165 | 1328 | 13 | KST2 | -2923 | -1989 | 67 | VLOUT | 4578 | -1929 |
| - | Dummy8 | -6165 | 1228 | 14 | KST1 | -2739 | -1989 | 68 | VLOUT | 4678 | -1929 |
| - | Dummy9 | -6165 | 1128 | 15 | KST0 | -2555 | -1989 | 69 | VLCD | 4808 | -1929 |
| 228 | COM46/7 | -6114 | 972 | 16 | DB7/KIN7 | -2371 | -1989 | 70 | VLCD | 4908 | -1929 |
| 229 | COM45/8 | -6114 | 872 | 17 | DB6/KIN6 | -2187 | -1989 | 71 | VLCD | 5008 | -1929 |
| 230 | COM44/9 | -6114 | 772 | 18 | DB5/KIN5 | -2003 | -1989 | 72 | V10UT | 5188 | -1940 |
| 231 | COM43/10 | -6114 | 671 | 19 | DB4/KIN4 | -1819 | -1989 | 73 | V2OUT | 5318 | -1940 |
| 232 | COM42/11 | -6114 | 571 | 20 | DB3/KIN3 | -1635 | -1989 | 74 | V30UT | 5448 | -1940 |
| 233 | COM41/12 | -6114 | 471 | 21 | DB2/KIN2 | -1451 | -1989 | 75 | V4OUT | 5578 | -1940 |
| 234 | COM40/13 | -6114 | 371 | 22 | DB1/KIN1 | -1267 | -1989 | 76 | V50UT | 5709 | -1940 |
| 235 | COM39/14 | -6114 | 271 | 23 | DB0/KIN0 | -1083 | -1989 | 77 | VTEST1 | 5839 | -1940 |
| 236 | COM38/15 | -6114 | 171 | 24 | RESET* | -899 | -1989 | 78 | VTEST2 | 5969 | -1940 |
| 237 | COM37/16 | -6114 | 71 | 25 | CS* | -715 | -1989 | 79 | VTEST3 | 6114 | -1940 |
| 238 | COM36/17 | -6114 | -29 | 26 | RS | -531 | -1989 | 80 | GNDDUM2 | 6114 | -1765 |
| 239 | COM35/18 | -6114 | -129 | 27 | E/WR*/SCL | -368 | -1989 | 81 | COM7/46 | 6114 | -1630 |
| 240 | COM34/19 | -6114 | -229 | 28 | RW/RD*/SDA | -238 | -1989 | 82 | COM8/45 | 6114 | -1530 |
| 241 | COM33/20 | -6114 | -329 | 29 | GND | -53 | -1989 | 83 | COM9/44 | 6114 | -1430 |
| 242 | COM32/21 | -6114 | -429 | 30 | GND | 77 | -1989 | 84 | COM10/43 | 6114 | -1330 |
| 243 | COM31/22 | -6114 | -529 | 31 | GND | 208 | -1989 | 85 | COM11/42 | 6114 | -1230 |
| 244 | COM30/23 | -6114 | -630 | 32 | GND | 338 | -1989 | 86 | COM12/41 | 6114 | -1130 |
| 245 | COM29/24 | -6114 | -730 | 33 | GND | 468 | -1989 | 87 | COM13/40 | 6114 | -1030 |
| 246 | COM28/25 | -6114 | -830 | 34 | GND | 598 | -1989 | 88 | COM14/39 | 6114 | -930 |
| 247 | COM27/26 | -6114 | -930 | 35 | OSC2 | 784 | -1989 | 89 | COM15/38 | 6114 | -830 |
| 248 | COM6/47 | -6114 | -1030 | 36 | OSC1 | 968 | -1989 | 90 | COM16/37 | 6114 | -730 |
| 249 | COM5/48 | -6114 | -1130 | 37 | $\mathrm{V}_{\text {cc }}$ | 1148 | -1932 | 91 | COM17/36 | 6114 | -630 |
| 250 | COM4/49 | -6114 | -1230 | 38 | $\mathrm{V}_{\mathrm{cc}}$ | 1278 | -1932 | 92 | COM18/35 | 6114 | -529 |
| 251 | COM3/50 | -6114 | -1330 | 39 | $\mathrm{V}_{c c}$ | 1408 | -1932 | 93 | COM19/34 | 6114 | -429 |
| 252 | COM2/51 | -6114 | -1430 | 40 | $\mathrm{V}_{C c}$ | 1538 | -1932 | 94 | COM20/33 | 6114 | -329 |
| 253 | COM1/52 | -6114 | -1530 | 41 | $\mathrm{V}_{\mathrm{cc}}$ | 1668 | -1932 | 95 | COM21/32 | 6114 | -229 |
| 254 | COMS1/S2 | -6114 | -1630 | 42 | Vci | 1965 | -1929 | 96 | COM22/31 | 6114 | -129 |
| - | Dummy 10 | -6114 | -1810 | 43 | Vci | 1865 | -1929 | 97 | COM23/30 | 6114 | -29 |
| - | Dummy11 | -6114 | -1989 | 44 | Vci | 2065 | -1929 | 98 | COM24/29 | 6114 | 71 |
| - | Dummy12 | -5914 | -1989 | 45 | Vci | 2165 | -1929 | 99 | COM25/28 | 6114 | 171 |
| - | Dummy 13 | -5814 | -1989 | 46 | C3+ | 2296 | -1929 | 100 | COM26/27 | 6114 | 271 |
| - | Dummy 14 | -5714 | -1989 | 47 | C3+ | 2396 | -1929 | 101 | COM47/6 | 6114 | 371 |
| - | Dummy15 | -5613 | -1989 | 48 | C3+ | 2496 | -1929 | 102 | COM48/5 | 6114 | 471 |
|  | Dummy16 | -5513 | -1989 | 49 | C3- | 2626 | -1929 | 103 | COM49/4 | 6114 | 571 |
| - | Dummy17 | -5413 | -1989 | 50 | C3- | 2726 | -1929 | 104 | COM50/3 | 6114 | 671 |
| - | Dummy18 | -5313 | -1989 | 51 | C3- | 2826 | -1929 | 105 | COM51/2 | 6114 | 772 |
| - | Dummy19 | -5213 | -1989 | 52 | C2+ | 2956 | -1929 | 106 | COM52/1 | 6114 | 872 |
| - | Dummy20 | -5113 | -1989 | 53 | C2+ | 3056 | -1929 | 107 | COMS2/S1 | 6114 | 972 |
| - | Dummy21 | -5013 | -1989 | 54 | C2+ | 3156 | -1929 | - | Dummy22 | 6165 | 1128 |
| 1 | GNDDUM1 | -4863 | -1989 | 55 | C2- | 3256 | -1929 | - | Dummy23 | 6165 | 1228 |
| 2 | IM2 | -4762 | -1989 | 56 | C2- | 3387 | -1929 | - | Dummy24 | 6165 | 1328 |
| 3 | IM1 | -4578 | -1989 | 57 | C2- | 3487 | -1929 | - | Dummy25 | 6165 | 1428 |
| 4 | IM0/ID | -4403 | -1989 | 58 | C1+ | 3617 | -1929 | - | Dummy26 | 6165 | 1529 |
| 5 | $\mathrm{V}_{\text {cc }}$ DUM | -4303 | -1989 | 59 | C1+ | 3717 | -1929 | - | Dummy27 | 6165 | 1629 |
| 6 | OPOFF | -4202 | -1989 | 60 | C1+ | 3817 | -1929 | - | Dummy28 | 6165 | 1729 |


| Pin <br> No. | Pad Name | Coordinate |  | Pin <br> No. | Pad Name | Coordinate |  | Pin No. | Pad Name | Coordinate |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | X | Y |  |  | X | Y |  |  | X | Y |
| - | Dummy29 | 6165 | 1829 | 147 | SEG40/81 | 2052 | 1929 | 188 | SEG81/40 | -2052 | 1929 |
| - | Dummy30 | 6165 | 1929 | 148 | SEG41/80 | 1952 | 1929 | 189 | SEG82/39 | -2152 | 1929 |
| 108 | SEG1/120 | 5955 | 1929 | 149 | SEG42/79 | 1851 | 1929 | 190 | SEG83/38 | -2252 | 1929 |
| 109 | SEG2/119 | 5855 | 1929 | 150 | SEG43/78 | 1751 | 1929 | 191 | SEG84/37 | -2352 | 1929 |
| 110 | SEG3/118 | 5755 | 1929 | 151 | SEG44/77 | 1651 | 1929 | 192 | SEG85/36 | -2452 | 1929 |
| 111 | SEG4/117 | 5655 | 1929 | 152 | SEG45/76 | 1551 | 1929 | 193 | SEG86/35 | -2552 | 1929 |
| 112 | SEG5/116 | 5554 | 1929 | 153 | SEG46/75 | 1451 | 1929 | 194 | SEG87/34 | -2652 | 1929 |
| 113 | SEG6/115 | 5454 | 1929 | 154 | SEG47/74 | 1351 | 1929 | 195 | SEG88/33 | -2752 | 1929 |
| 114 | SEG7/114 | 5354 | 1929 | 155 | SEG48/73 | 1251 | 1929 | 196 | SEG89/32 | -2852 | 1929 |
| 115 | SEG8/113 | 5254 | 1929 | 156 | SEG49/72 | 1151 | 1929 | 197 | SEG90/31 | -2952 | 1929 |
| 116 | SEG9/112 | 5154 | 1929 | 157 | SEG50/71 | 1051 | 1929 | 198 | SEG91/30 | -3052 | 1929 |
| 117 | SEG10/111 | 5054 | 1929 | 158 | SEG51/70 | 951 | 1929 | 199 | SEG92/29 | -3153 | 1929 |
| 118 | SEG11/110 | 4954 | 1929 | 159 | SEG52/69 | 851 | 1929 | 200 | SEG93/28 | -3253 | 1929 |
| 119 | SEG12/109 | 4854 | 1929 | 160 | SEG53/68 | 751 | 1929 | 201 | SEG94/27 | -3353 | 1929 |
| 120 | SEG13/108 | 4754 | 1929 | 161 | SEG54/67 | 651 | 1929 | 202 | SEG95/26 | -3453 | 1929 |
| 121 | SEG14/107 | 4654 | 1929 | 162 | SEG55/66 | 550 | 1929 | 203 | SEG96/25 | -3553 | 1929 |
| 122 | SEG15/106 | 4554 | 1929 | 163 | SEG56/65 | 450 | 1929 | 204 | SEG97/24 | -3653 | 1929 |
| 123 | SEG16/105 | 4454 | 1929 | 164 | SEG57/64 | 350 | 1929 | 205 | SEG98/23 | -3753 | 1929 |
| 124 | SEG17/104 | 4353 | 1929 | 165 | SEG58/63 | 250 | 1929 | 206 | SEG99/22 | -3853 | 1929 |
| 125 | SEG18/103 | 4253 | 1929 | 166 | SEG59/62 | 150 | 1929 | 207 | SEG100/21 | -3953 | 1929 |
| 126 | SEG19/102 | 4153 | 1929 | 167 | SEG60/61 | 50 | 1929 | 208 | SEG101/20 | -4053 | 1929 |
| 127 | SEG20/101 | 4053 | 1929 | 168 | SEG61/60 | -50 | 1929 | 209 | SEG102/19 | -4153 | 1929 |
| 128 | SEG21/100 | 3953 | 1929 | 169 | SEG62/59 | -150 | 1929 | 210 | SEG103/18 | -4253 | 1929 |
| 129 | SEG22/99 | 3853 | 1929 | 170 | SEG63/58 | -250 | 1929 | 211 | SEG104/17 | -4353 | 1929 |
| 130 | SEG23/98 | 3753 | 1929 | 171 | SEG64/57 | -350 | 1929 | 212 | SEG105/16 | -4454 | 1929 |
| 131 | SEG24/97 | 3653 | 1929 | 172 | SEG65/56 | -450 | 1929 | 213 | SEG106/15 | -4554 | 1929 |
| 132 | SEG25/96 | 3553 | 1929 | 173 | SEG66/55 | -550 | 1929 | 214 | SEG107/14 | -4654 | 1929 |
| 133 | SEG26/95 | 3453 | 1929 | 174 | SEG67/54 | -651 | 1929 | 215 | SEG108/13 | -4754 | 1929 |
| 134 | SEG27/94 | 3353 | 1929 | 175 | SEG68/53 | -751 | 1929 | 216 | SEG109/12 | -4854 | 1929 |
| 135 | SEG28/93 | 3253 | 1929 | 176 | SEG69/52 | -851 | 1929 | 217 | SEG110/11 | -4954 | 1929 |
| 136 | SEG29/92 | 3153 | 1929 | 177 | SEG70/51 | -951 | 1929 | 218 | SEG111/10 | -5054 | 1929 |
| 137 | SEG30/91 | 3052 | 1929 | 178 | SEG71/50 | -1051 | 1929 | 219 | SEG112/9 | -5154 | 1929 |
| 138 | SEG31/90 | 2952 | 1929 | 179 | SEG72/49 | -1151 | 1929 | 220 | SEG113/8 | -5254 | 1929 |
| 139 | SEG32/89 | 2852 | 1929 | 180 | SEG73/48 | -1251 | 1929 | 221 | SEG114/7 | -5354 | 1929 |
| 140 | SEG33/88 | 2752 | 1929 | 181 | SEG74/47 | -1351 | 1929 | 222 | SEG115/6 | -5454 | 1929 |
| 141 | SEG34/87 | 2652 | 1929 | 182 | SEG75/46 | -1451 | 1929 | 223 | SEG116/5 | -5554 | 1929 |
| 142 | SEG35/86 | 2552 | 1929 | 193 | SEG76/45 | -1551 | 1929 | 224 | SEG117/4 | -5655 | 1929 |
| 143 | SEG36/85 | 2452 | 1929 | 184 | SEG77/44 | -1651 | 1929 | 225 | SEG118/3 | -5755 | 1929 |
| 144 | SEG37/84 | 2352 | 1929 | 185 | SEG78/43 | -1751 | 1929 | 226 | SEG119/2 | -5855 | 1929 |
| 145 | SEG38/83 | 2252 | 1929 | 186 | SEG79/42 | -1851 | 1929 | 227 | SEG120/1 | -5955 | 1929 |
| 146 | SEG39/82 | 2152 | 1929 | 187 | SEG80/41 | -1952 | 1929 |  |  |  |  |

## HITACHI

## TCP Dimensions (HD66732xxxTB0)



## Pin Functions

Table 2 Pin Functional Description

| Signals | Number of Pins | I/O | Connected to | Functions |
| :---: | :---: | :---: | :---: | :---: |
| IM2, IM1 | 2 | I | $\mathrm{V}_{\text {cc }}$ or GND | Selects the MPU interface mode: |
|  |  |  |  | IM2 IM1 MPU interface mode |
|  |  |  |  | "GND" "GND" Clock-synchronized serial interface |
|  |  |  |  | "GND" "Vcc" 68 -system parallel bus interface |
|  |  |  |  | "Vcc" "GND" Setting inhibited |
|  |  |  |  | "Vcc" "Vcc" 80 -system parallel bus interface |
| IMO/ID | 1 | I | $\mathrm{V}_{\mathrm{cc}}$ or GND | Inputs the ID of the device ID code for a serial bus interface. Selects the transfer bus length for a parallel bus interface. <br> GND: 8-bit bus, Vcc: 4-bit bus |
| CS* | 1 | I | MPU | Selects the HD66732: <br> Low: HD66732 is selected and can be accessed High: HD66732 is not selected and cannot be accessed <br> Must be fixed at GND level when not in use. |
| RS | 1 | I | MPU | Selects the register for a parallel bus interface. Low: Instruction High: RAM access Selects the key scan interrupt method in the standby period for a serial interface. Monitors a total of eight keys connected to KSTO at the GND level and monitors all keys at the Vcc level to generate an interrupt. Must be fixed at the GND or Vcc level. |
| E/WR*/SCL | 1 | 1 | MPU | Inputs the serial transfer clock for a serial interface. Fetches data at the rising edge of a clock. For a 68 -system parallel bus interface, serves as an enable signal to activate data read/write operation. For an 80 -system parallel bus interface, serves as a write strobe signal and writes data at the low level. |
| $\begin{aligned} & \text { RW/RD*/ } \\ & \text { SDA } \end{aligned}$ | 1 | $\begin{aligned} & \text { I or } \\ & \text { I/O } \end{aligned}$ | MPU | Serves as the bidirectional serial transfer data for a serial interface. Sends/Receives data. <br> For a 68 -system parallel bus interface, serves as a signal to select data read/write operation. <br> For an 80 -system parallel bus interface, serves as a write strobe signal and reads data at the low level. |
| IRQ* | 1 | 0 | MPU | Generates the key scan interrupt signal. |
| $\begin{aligned} & \text { KST0- } \\ & \text { KST3 } \end{aligned}$ | 4 | O | Key matrix | Generates strobe signals for latching scanned data from the key matrix at specific time intervals. Available for a serial interface only. |
| $\begin{aligned} & \text { DB0/KIN0- } \\ & \text { DB7/KIN7 } \end{aligned}$ | 8 | $\begin{aligned} & \text { I or } \\ & \text { I/O } \end{aligned}$ | Key matrix or MPU | Samples key state from key matrix synchronously with strobe signals for a serial interface. <br> Serves as a bidirectional data bus for a parallel bus interface. <br> For a 4-bit bus, data transfer uses KIN7/DB7KIN4/DB4; leave KIN3/DB3-KIN0/DB0 disconnected. |

## Table 2 Pin Functional Description (cont)

| Signals | Number of Pins | I/O | Connected to | Functions |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { PORT0- } \\ & \text { PORT2 } \end{aligned}$ | 3 | O | General output | General output ports. These ports cannot drive current such as for LEDs or backlighting control. Boost the current using an external transistor. |
| COMS1/2, COMS2/1 | 2 | 0 | LCD | Common output signals for segment-icon display. |
| COM1/52COM52/1 | 52 | O | LCD | Common output signals for character/graphics display: COM1 to COM13 for the first line, COM14 to COM26 for the second line, COM27 to COM39 for the third line, and COM40 to COM52 for the fourth line. All the unused pins output unselected waveforms. In the sleep mode (SLP =1) or standby mode (STB = 1), all pins output GND level. The CMS bit can change the shift direction of the common signal. For example, if $\mathrm{CMS}=0, \mathrm{COM} 1 / 52$ is COM1. If $\mathrm{CMS}=1, \mathrm{COM} 1 / 52$ is COM52. |
| $\begin{aligned} & \hline \text { SEG1/120- } \\ & \text { SEG120/1 } \end{aligned}$ | 120 | 0 | LCD | Segment output signals for segment-icon display and character/graphics display. In the sleep mode (SLP = 1 ) or standby mode ( $S T B=1$ ), all pins output GND level. <br> The SGS bit can change the shift direction of the segment signal. For example, if $S G S=0, S E G 1 / 120$ is SEG1. If SGS $=1$, SEG1/120 is SEG120. |
| V1OUTV50UT | 10 | I or O | Open or external bleeder-resistor | Used for output from the internal operational amplifiers when they are used (OPOFF = GND); attach a capacitor to stabilize the output. When the amplifiers are not used (OPOFF $=\mathrm{V}_{\mathrm{cc}}$ ), V1 to V5 voltages can be supplied to these pins externally. |
| $\mathrm{V}_{\text {LCD }}$ | 3 | - | Power supply | Power supply for LCD drive. $\mathrm{V}_{\text {LCD }}-\mathrm{GND}=13 \mathrm{~V}$ max. |
| $\mathrm{V}_{\text {cc }}$, GND | 7 | - | Power supply | $\mathrm{V}_{\mathrm{cc}}$ : +2.4 V to +5.5 V; GND (logic): 0 V |
| $\begin{aligned} & \text { OSC1, } \\ & \text { OSC2 } \end{aligned}$ | 2 | I or O | Oscillationresistor or clock | For R-C oscillation using an external resistor, connect an external resistor. For external clock supply, input clock pulses to OSC1. |
| Vci | 3 | 1 | Power supply | Inputs a reference voltage and supplies power to the booster; generates the liquid crystal display drive voltage from the operating voltage. Must be left disconnected when the booster is not used. |
| VLOUT | 3 | O | $V_{\text {LCD }}$ pin/booster capacitance | Potential difference between Vci and GND is singleto quadruple-boosted and then output. Magnitude of boost is selected by instruction. |
| C1+, C1- | 8 | - | Booster capacitance | External capacitance should be connected here when using the double, triple, or quadruple booster. |
| C2+, C2- | 8 | - | Booster capacitance | External capacitance should be connected here when using the triple or quadruple booster. |
| C3+, C3- | 8 | - | Booster capacitance | External capacitance should be connected here when using the quadruple booster. |

Table 2 Pin Functional Description (cont)

| Signals | Number of Pins | I/O | Connected to | Functions |
| :---: | :---: | :---: | :---: | :---: |
| RESET* | 1 | 1 | MPU or external R-C circuit | Reset pin. Initializes the LSI when low. Must be reset after power-on. |
| OPOFF | 1 | 1 | $\mathrm{V}_{\mathrm{cc}}$ or GND | Turns the internal operational amplifier off when OPOFF = $\mathrm{V}_{\mathrm{cc}}$, and turns it on when OPOFF = GND. If the amplifier is turned off ( $\mathrm{OPOFF}=\mathrm{V}_{\mathrm{cc}}$ ), V 1 to V 5 must be supplied to the V10UT to V5OUT pins. |
| VccDUM | 1 | 0 | Input pins | Outputs the internal $\mathrm{V}_{\mathrm{cc}}$ level; shorting this pin sets the adjacent input pin to the $\mathrm{V}_{\mathrm{CC}}$ level. |
| GNDDUM | 1 | O | Input pins | Outputs the internal GND level; shorting this pin sets the adjacent input pin to the GND level. |
| TEST | 1 | I | GND | Test pin. Must be fixed at GND level. |
| VTEST1 | 1 | I | Vcc or GND | Adjust the driving ability of the internal LCD operational amplifier. Normal drive mode in the GND side, and high-power drive mode in the Vcc side. Use the high-power drive mode when the display quality is insufficient although current consumption increases. |
| VTEST2 | 1 | - | - | Test pin. Must be open. |
| VTEST3 | 1 | I | Vcc or GND | Adjust the driving ability of the internal LCD operational amplifier. <br> Normal drive mode or high-power drive mode in the GND side, and low-power drive mode in the Vcc side. |

## Block Function Description

## System Interface

The HD66732 has five types of system interfaces, and a clock-synchronized serial interface, a 68-system 4-bit/8-bit bus, and a 80 -system 4 -bit/8-bit bus. The interface mode is selected by the IM2-0 pins. The key scan of the HD66732 is not available for the 4-bit/8-bit bus interface. Instead, use the clock-synchronized serial interface.

The HD66732 has five 8-bit registers: an index register (IR), a status register (SR), control registers, a RAM address register, and a RAM data register.

The IR specifies the index address of the register to be accessed. The SR reads the key scan data in the serial interface mode, and the internal states in the bus interface mode. Control registers (CNRs) set instructions such as clear display or display control. The RAM address register and RAM data register store the addresses or data of the display data RAM (DDRAM), character generator RAM (CGRAM), or segment RAM (SEGRAM).

Data written into the RAM data register from the MPU is automatically written into the DDRAM, CGRAM, or SEGRAM by internal operation. Data is read and temporarily latched in the RAM data register when reading from the RAM, and the first read data is invalid and the second data is normal. After reading, data in the DDRAM, CGRAM, or SEGRAM at the next address is sent to the RAM data register for the next reading from the MPU.

Execution time for instructions, excluding clear display, is 0 clock cycles and instructions can be written in succession.

Table 3 Register Selection by RS and R/W Bits

| R/W Bits | RS Bits | Operations |
| :--- | :--- | :--- |
| 0 | 0 | Writes to the index register (IR) |
| 1 | 0 | Reads the status register (SR) |
| 0 | 1 | Writes to the control register, RAM address register, and RAM data register |
| 1 | 1 | Reads the RAM data register |

## Key Scan Registers (SCAN0 to SCAN3)

The key matrix scanner senses and holds the key states at each rising edge of the key strobe signals that are output by the HD66732. The key strobe signals are output as time-multiplexed signals from KST0 to KST3. After passing through the key matrix, these strobe signals are used to sample the key status on eight inputs from KIN0 to KIN7, enabling up to 32 keys to be scanned.

The states of inputs KIN0 to KIN7 are sampled by key strobe signal KST0 and latched into register SCAN0. Similarly, the data sampled by strobe signals KST1 to KST3 is latched into registers SCAN1 to SCAN3, respectively.

## General Output Ports (PORT0 to PORT 2)

The HD66732 has three general output ports. These ports control drive current such as that for LEDs or backlighting by using the current boosted by an external transistor.

## Address Counter (AC)

The address counter (AC) assigns addresses to the DDRAM, CGRAM, or SEGRAM. When an address is written into the RAM address register, the address information is sent to the AC. Selection of the DDRAM, CGRAM, and SEGRAM is also determined concurrently by the RAM select bit (RM1/0).

After writing data into DDRAM, CGRAM, or SEGRAM, the AC is automatically incremented by 1 (or decremented by 1 ). After reading the data, the AC is automatically updated or not updated by the RDM bit. The cursor display position is determined by the address counter value.

## Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8 -bit character codes in the character display mode. Its capacity is $80 \times 8$ bits, or 80 characters, which is equivalent to an area of 10 characters $x$ 4 lines. Any number of display lines (LCD drive duty ratio) from 1 to 4 can be selected by software. Here, assignment of DDRAM addresses is the same for all display modes. The line to be displayed at the top of the display (display-start line) can also be selected by register settings. The graphics display mode does not use data in the DDRAM.

## Full-size Character Generator ROM (FCGROM)

Full-size character generator ROM (FCGROM) generates $11 \times 12$-dot character patterns from 13-bit character codes. It is equipped with 8,128 full-size font patterns such as the JIS Level-1 and Level-2 Kanji Set or non-Kanji Set. For the relationships between JIS codes and character codes to be set in the DDRAM, see the Combined Display of Full-size and Half-size Characters section.

## Half-size Character Generator ROM (HCGROM)

Half-size character generator ROM (HCGROM) generates $6 \times 12$-dot character patterns from 7-bit character codes. It is equipped with two banks of 128 half-size font patterns, and 256 half-size fonts in total. For details, see the Combined Display of Full-size and Half-size Characters section and the Display Attribute Designation section.

## Character Generator RAM (CGRAM)

Character generator RAM (CGRAM) allows the user to redefine the character patterns in the character display mode. Up to 40 character patterns of $12 \times 13$-dot characters can be simultaneously displayed. DRAM-specified character code can be selected to display one of these user font patterns.

The CGRAM serves as a RAM to store $120 \times 52$-dot bit pattern data in the graphics display mode. Here, display patterns are directly written into CGRAM. Character codes set in the DDRAM are not used. For details, see the Character Display Functions and Graphics Display Functions section.

## Segment RAM (SEGRAM)

The segment RAM (SEGRAM) is used to enable control of segments such as icons and marks through the user program. Segments and characters are driven by a multiplexing drive method.

The SEGRAM has a capacity of $120 \times 4$ bits, and can control a display of up to 200 icon segments. Since 40 segments can be controlled by grayscale. While COMS1 and COMS2 outputs are being selected, 120 segments are driven. The 40 grayscale-controlled segments output the same display data in both the COMS1 drive and COMS2 drive modes.

Bits in the SEGRAM corresponding to segments to be displayed are set directly by the MPU, regardless of the contents of the DDRAM and CGRAM.

## Timing Generator

The timing generator generates timing signals for the operation of internal circuits such as DDRAM, CGROM, CGRAM, and SEGRAM. The RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interference with one another. This prevents flickering in areas other than the display area when writing data to DDRAM, for example.

## Cursor/Blink Controller

The cursor/blink (or black-white reversed) control is used to create a cursor or a flashing area on the display in a position corresponding to the location stored in the address counter (AC).


Figure 2 Cursor Position and DDRAM Address

## Oscillation Circuit (OSC)

The HD66732 can provide R-C oscillation simply through the addition of an external oscillation-resistor between the OSC1 and OSC2 pins. The appropriate oscillation frequency for operating voltage, display size, and frame frequency can be obtained by adjusting the external-resistor value. Clock pulses can also be supplied externally. Since R-C oscillation stops during the standby mode, current consumption can be reduced. For details, see the Oscillation circuit section.

## Liquid Crystal Display Driver Circuit

The liquid crystal display driver circuit consists of 54 common signal drivers (COM1 to COM52, COMS1, and COMS2) and 120 segment signal drivers (SEG1 to SEG120). When the number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, while the other common signal drivers continue to output unselected waveforms.

Character pattern data is sent serially through a 120 -bit shift register and latched when all needed data has arrived. The latched data then enables the segment signal drivers to generate drive waveform outputs.

The shift direction of 120-bit data can be changed by the SGS bit. The shift direction for the common driver can also be changed by the CMS bit by selecting an appropriate direction for the device mounting configuration.

When multiplexing drive is not used, or during the standby or sleep mode, all the above common and segment signal drivers output the GND level, halting the display.

## Booster (DC-DC Converter)

The booster doubles, triples, or quadruples a voltage input to the Vci pin. With this, both the internal logic units and LCD drivers can be controlled with a single power supply. Boost output level from single to quadruple boost can be selected by software. For details, see the Power Supply for Liquid Crystal Display Drive section.

## V-pin Voltage Follower

A voltage follower for each voltage level (V1 to V5) reduces current consumption by the LCD drive power supply circuit. No external resistors are required because of the internal bleeder-resistor, which generates different levels of LCD drive voltage. This internal bleeder-resistor can be software-specified from $1 / 2$ bias to $1 / 8$ bias, according to the liquid crystal display drive duty value. The voltage followers can be turned off while multiplexing drive is not being used. For details, see the Power Supply for Liquid Crystal Display Drive section.

## Contrast Adjuster

The contrast adjuster can be used to adjust LCD contrast in 32 steps by varying the LCD drive voltage by software. This can be used to select an appropriate LCD brightness or to compensate for temperature.

## HD66732

## DDRAM Address Map

Table 4 DDRAM Addresses and Display Positions

| Display Line | Display Character (Half Size) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| 1st | "00" | "01" | 02" | "03" | "04" | "05" | "06" | "07" | "08" | '09" | "0A" | '0B' | 0C" | 'OD' | OE" |  |  | "11" | "12" | "13" |
| 2nd | "20" | "21" | "22" | "23" | "24" | "25" | "26" | "27" | "28" | '29" | "2A" | 2B" | 2 C | 2D |  |  | '30' |  | "32" | "33" |
| 3 rd | "40" | "41" | "42" | "43" | "44" | "45" | "46" | "47" | "48" | '49" | "4A" | 4B" | 4C" | '4D' | E" | 4F" | "50" | "51" | "52" | "53" |
| 4th | "60" | "61" | "62" | "63" | "64" | "65" | "66" | "67" | "68" |  |  |  | "6C" | "6D' |  | "6F" | "70" | "71" | "72" | "73" |

Note: When $S G S=0, S E G 1 / 120$ to SEG6/115 appear at the first character at the extreme left of the screen. When SGS = 1, SEG120/1 to SEG115/6 appear at the first character at the extreme left of the screen.

Table 5 Display-line Modes, Display-start Line, and DDRAM Addresses

| Displayline Mode | Duty Ratio | Common Pins | Display-start Lines |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st Line ( $\mathrm{SN}=00$ ) | 2nd Line $(\mathrm{SN}=01)$ | 3rd Line $(S N=10)$ | 4th Line $(\mathrm{SN}=11)$ |
| $\begin{aligned} & \hline 1 \text {-line } \\ & (\mathrm{NL}=001) \end{aligned}$ | 1/15 | COM1- <br> COM13 | 00H-13H | 20H-33H | 40H-53H | 60H-73H |
| $\begin{aligned} & 2 \text {-line } \\ & (\mathrm{NL}=010) \end{aligned}$ | 1/28 | COM1COM13 | 00H-13H | 20H-33H | 40H-53H | 60H-73H |
|  |  | $\begin{aligned} & \text { COM14- } \\ & \text { COM26 } \end{aligned}$ | 20H-33H | 40H-53H | 60H-73H | 00H-13H |
| $\begin{aligned} & \text { 3-line } \\ & (\mathrm{NL}=011) \end{aligned}$ | 1/41 | COM1COM13 | 00H-13H | 20H-33H | 40H-53H | 60H-73H |
|  |  | $\begin{aligned} & \text { COM14- } \\ & \text { COM26 } \end{aligned}$ | 20H-33H | 40H-53H | 60H-73H | 00H-13H |
|  |  | $\begin{aligned} & \text { COM27- } \\ & \text { COM39 } \end{aligned}$ | 40H-53H | 60H-73H | 00H-13H | 20H-33H |
| $\begin{aligned} & \text { 4-line } \\ & (\mathrm{NL}=100) \end{aligned}$ | 1/54 | COM1COM13 | 00H-13H | 20H-33H | 40H-53H | 60H-73H |
|  |  | $\begin{aligned} & \hline \text { COM14- } \\ & \text { COM26 } \end{aligned}$ | 20H-33H | 40H-53H | 60H-73H | 00H-13H |
|  |  | $\begin{aligned} & \hline \text { COM27- } \\ & \text { COM39 } \end{aligned}$ | 40H-53H | 60H-73H | 00H-13H | 20H-33H |
|  |  | $\begin{aligned} & \text { COM40- } \\ & \text { COM52 } \end{aligned}$ | 60H-73H | 00H-13H | 20H-33H | 40H-53H |

## CGRAM Address Map

Table 6 Relationship between Character Code in Character Display Mode $(\mathbf{G R}=\mathbf{S P R}=\mathbf{0})$ and CGRAM Address

| Character | Code | "0000" | "0001" | "0002" | "0003" | "0004" | "0005" | "0006" | "0007" | "0008" | "0009" |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CGRAM Address |  | 000-00B | 00C-017 | 018-023 | 024-02F | 030-03B | 03C-047 | 048-053 | 054-05F | 060-06B | 06C-077 |
|  |  | 100-10B | 10C-117 | 118-123 | 124-12F | 130-13B | 13C-147 | 148-153 | 154-15F | 160-16B | 16C-177 |
| Character Code |  | "0010" | "0011" | "0012" | "0013" | "0014" | "0015" | "0016" | "0017" | "0018" | "0019" |
| CGRAM <br> Address |  | 100-10B | 10C-117 | 118-123 | 124-12F | 130-13B | 13C-147 | 148-153 | 154-15F | 160-16B | 16C-177 |
|  | DB7- <br> $-D B 0-$ <br> $-D B 1$ <br> $-D B 2-$ <br> $-D B 4-$ <br> $-D B 5-$ <br> $-D B 6$ <br> $-D B 7$ <br> $-D B 7$ | 200-20B | 20C-217 | 218-223 | 224-22F | 230-23B | 23C-247 | 248-253 | 254-25F | 260-26B | 26C-277 |
|  | - | 300-30B | 30C-317 | 318-323 | 324-32F | 330-33B | 33C-347 | 348-353 | 354-35F | 360-36B | 36C-377 |
| Character Code |  | "1000" | "1001" | "1002" | "1003" | "1004" | "1005" | "1006" | "1007" | "1008" | "1009" |
| CGRAM <br> Address |  | 300-30B | 30C-317 | 318-323 | 324-32F | 330-33B | 33C-347 | 348-353 | 354-35F | 360-36B | 36C-377 |
|  |  | 400-40B | 40C-417 | 418-423 | 424-42F | 430-43B | 43C-447 | 448-453 | 454-45F | 460-46B | 46C-477 |
| Character Code |  | "1010" | "1011" | "1012" | "1013" | "1014" | "1015" | "1016" | "1017" | "1018" | "1019" |
| CGRAM Address | DB7 | 400-40B | 40C-417 | 418-423 | 424-42F | 430-43B | 43C-447 | 448-453 | 454-45F | 460-46B | 46C-477 |
|  | DB7- <br> $-\mathrm{DBO}-$ <br> -DBJ <br> $-\mathrm{DB2}$ <br> $-\mathrm{DB3}$ <br> $-\mathrm{DB5}$ <br> $-\mathrm{DB5}$ <br> $-\mathrm{DB6}$ <br> $-\mathrm{DB7}$ | 500-50B | 50C-517 | 518-523 | 524-52F | 530-53B | 53C-547 | 548-553 | 554-55F | 560-56B | 56C-577 |
|  |  | 600-60B | 60C-617 | 618-623 | 624-62F | 630-63B | 63C-647 | 648-653 | 654-65F | 660-66B | 66C-677 |

Notes: 1. In the character display mode ( $G R=S P R=0$ ), RM1/0 $=10$ is set and CGRAM is used.
2. In the character display mode ( $G R=S P R=0$ ), the CGRAM font pattern is displayed using character codes set to the DDRAM as per the above table. In the graphics display mode ( $\mathrm{GR}=1$ and SPR = 0) or super-imposed mode (SPR $=1$ ), the CGRAM data is displayed irrespective of the DDRAM set data (character code).
3. The least significant bit (LSB) of the write data is displayed on the first line.
4. The 13th raster-row is the cursor position and its display is formed by a logical OR with the cursor.
5. A set bit in CGRAM data 1 corresponds to display selection (lit) and 0 to non-selection (unlit).

Table 7 Relationship between Display Position and CGRAM Address in Graphics Display Mode ( $\mathbf{G R}=1, \mathbf{S P R}=\mathbf{0}$ ) and Super-imposed Display Mode (SPR = 1)

|  | egment <br> river | $\begin{aligned} & \stackrel{O}{N} \\ & \underset{\sim}{\overleftarrow{~}} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \underset{\sim}{\tau} \\ & \stackrel{N}{N} \\ & \underset{\sim}{\omega} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \varphi \\ & 0 \\ & \stackrel{\rightharpoonup}{5} \\ & \stackrel{\Gamma}{U} \\ & \omega \\ & \hline \end{aligned}$ |  |  | ' ${ }^{\prime}$ |  |  | $\begin{aligned} & \infty \\ & \infty \\ & \stackrel{\infty}{\infty} \\ & \omega \\ & \omega \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{O}} \\ & \stackrel{N}{N} \\ & \underset{\sim}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SGS=0 | 000 | 001 | 002 | 003 | 004 | 005 | 006 | 007 | 008 | 009 | 00A | 00B | 00C | 00D | 00E | 00F | 010 | " ${ }^{\prime}$ | 073 | 074 | 075 | 076 | 077 |  |
|  | SGS=1 | 077 | 076 | 075 | 074 | 073 | 072 | 071 | 070 | 06F | 06E | 06D | 06C | 06B | 06A | 069 | 068 | 067 | '" | 004 | 003 | 002 | 001 | 000 |  |
| DB0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | י' | 0 | 0 | 1 | 0 | 0 | COM1 |
| DB1 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 11 | 0 | 1 | 1 | 0 | 0 | COM2 |
| DB2 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM3 |
| DB3 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 'י' | 0 | 0 | 1 | 0 | 0 | COM4 |
| DB4 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 11 | 0 | 0 | 1 | 0 | 0 | COM5 |
| DB5 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 11 | 0 | 0 | 1 | 0 | 0 | COM6 |
| DB6 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 11 | 0 | 1 | 1 | 1 | 0 | COM7 |
| DB7 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | " ${ }^{1}$ | 0 | 0 | 0 | 0 | 0 | COM8 |
|  | SGS=0 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10A | 10B | 100 | 10D | 10E | 10F | 110 | " | 173 | 174 | 175 | 176 | 177 |  |
|  | SGS=1 | 177 | 176 | 175 | 174 | 173 | 172 | 171 | 170 | 16F | 16E | 16D | 160 | 16 B | 16A | 169 | 168 | 167 | ' ${ }^{\prime}$ | 104 | 103 | 102 | 101 | 100 |  |
| $\begin{aligned} & \text { DB0- } \\ & \text { DB7 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | COM9COM16 |
|  | SGS=0 | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 | 209 | 20A | 20B | 200 | 20D | 20E | $20 F$ | 210 | " | 273 | 274 | 275 | 276 | 277 |  |
|  | SGS=1 | 277 | 276 | 275 | 274 | 273 | 272 | 271 | 270 | 26F | 26 | 26D | 26 C | 26 B | 26A | 269 | 268 | 267 | ! | 204 | 203 | 202 | 201 | 200 |  |
| $\begin{aligned} & \text { DB0- } \\ & \text { DB7 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | COM17COM24 |
| $\begin{aligned} & \text { © } \\ & \text { 义 } \\ & \frac{0}{0} \\ & \hline \mathbf{~} \end{aligned}$ | SGS=0 | 300 | 301 | 302 | 303 | 304 | 305 | 306 | 307 | 308 | 309 | 30A | 30B | 30C | 30 D | 30E | 30F | 310 | $\square$ | 373 | 374 | 375 | 376 | 377 |  |
|  | SGS=1 | 377 | 376 | 375 | 374 | 373 | 372 | 371 | 370 | 36F | 36 | 36D | 360 | 36 B | 36A | 369 | 368 | 367 | ! | 304 | 303 | 302 | 301 | 300 |  |
| $\begin{aligned} & \text { DB0- } \\ & \text { DB7 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { COM25- } \\ & \text { COM32 } \end{aligned}$ |
| $$ | SGS=0 | 400 | 401 | 402 | 403 | 404 | 405 | 406 | 407 | 408 | 409 | 40A | 40B | 40C | 40D | 40E | 40F | 410 | " ${ }^{\prime}$ | 473 | 474 | 475 | 476 | 477 |  |
|  | SGS=1 | 477 | 476 | 475 | 474 | 473 | 472 | 471 | 470 | 46F | 46E | 46D | 460 | 46B | 46A | 469 | 468 | 467 | " ${ }^{\prime}$ | 404 | 403 | 402 | 401 | 400 |  |
| $\begin{aligned} & \text { DB0- } \\ & \text { DB7 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { COM33- } \\ & \text { COM40 } \end{aligned}$ |
| $\begin{aligned} & \infty \\ & \text { 毋 } \\ & \text { D } \\ & \hline \frac{0}{0} \\ & \hline \end{aligned}$ | SGS=0 | 500 | 501 | 502 | 503 | 504 | 505 | 506 | 507 | 508 | 509 | 50A | 50B | 500 | 50D | 50E | 507 | 510 | ' ${ }^{\prime}$ | 573 | 574 | 575 | 576 | 577 |  |
|  | SGS=1 | 577 | 576 | 575 | 574 | 573 | 572 | 571 | 570 | 56F | 56 | 56D | 56C | 56B | 56A | 569 | 568 | 567 | ' ${ }^{\prime}$ | 504 | 503 | 502 | 501 | 500 |  |
| $\begin{aligned} & \text { DB0- } \\ & \text { DB7 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { COM41- } \\ & \text { COM48 } \end{aligned}$ |
| $\begin{array}{\|l\|} \hline \mathscr{0} \\ \text { D } \\ \hline \frac{0}{0} \\ \hline \end{array}$ | SGS=0 | 600 | 601 | 602 | 603 | 604 | 605 | 606 | 607 | 608 | 609 | 60A | 60B | 600 | 60D | 60E | 607 | 610 | ' ${ }^{\prime}$ | 673 | 674 | 675 | 676 | 677 |  |
|  | SGS=1 | 677 | 676 | 675 | 674 | 673 | 672 | 671 | 670 | 66F | 66E | 66D | 66C | 66B | 66A | 669 | 668 | 667 | " | 604 | 603 | 602 | 601 | 600 |  |
| DB0 |  | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | י'1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | COM49 |
| DB1 |  | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 'I | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | COM50 |
| DB2 |  | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | $0 / 1$ | 0/1 | 0/1 | 0/1 | '" | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | COM51 |
| DB3 |  | 0/1 | 0/1 | 0/1 | 0/1 | $0 / 1$ | $0 / 1$ | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |  | 0/1 | 0/1 |  | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | COM52 |

Notes: 1. When the RM $1 / 0$ bit is set to " 10 ", the CGRAM can be selected.
2. In the graphics display mode $(G R=1$ and $S P R=0)$ and super-imposed display mode ( $\operatorname{SPR}=1$ ), the CGRAM data is displayed irrespective of the DDRAM set data.
3. Writing to the upper four bits (DB4-DB7) in CGRAM addresses 600H-677H is invalid.
4. A set bit in CGRAM 1 corresponds to display selection (lit) and 0 to non-selection (unlit).

## SEGRAM Address Map

## Table 8 Relationship between SEGRAM Address and Screen Display Position

| Segment Driver |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | -= |  | $\begin{aligned} & \stackrel{ \pm}{N} \\ & \stackrel{N}{\circlearrowleft} \\ & \underset{\sim}{\omega} \end{aligned}$ | $\begin{aligned} & \infty \\ & \infty \\ & \stackrel{\infty}{\infty} \\ & 山 \\ & \cdots \end{aligned}$ | $\begin{aligned} & N \\ & \stackrel{N}{\sigma} \\ & \underset{ণ}{\amalg} \\ & \omega \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { © } \\ & \text { © } \\ & \text { O} \\ & \hline \mathbf{~} \end{aligned}$ | SGS=0 | 000 | 001 | 002 | 003 | 004 | 005 | 006 | 007 | 008 | 009 | 00A | 00B | 00C | 00D | 00E | 00F | 010 | --- | 073 | 074 | 075 | 076 | 077 | (HEX) |
|  | SGS=1 | 077 | 076 | 075 | 074 | 073 | 072 | 071 | 070 | 06F | 06E | 06D | 06C | 06B | 06A | 069 | 068 | 067 | - | 004 | 003 | 002 | 001 | 000 |  |
|  | DB0 | * | * |  | * |  |  | * | * | * |  | * |  |  |  |  |  |  |  |  |  |  | * | * |  |
|  | DB1 | * | * |  |  |  | * |  |  |  |  |  |  |  |  |  | * | * |  |  | * | * | * | * |  |
|  | DB2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | * |  |  |  |  |  | * |  |
|  | D'B3 | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * |  | * | * | * | * | * |  |
|  | DB4 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/ | 0/1 | 0/ | 0 | 0/1 | 0/1 |  | 0/1 | 0/ | 0/1 | 0/1 | 0/1 |  |
|  | DB5 | 0/1 | 0/1 | 0/ | 0 | 0/1 | 0/1 | 0/1 | 0 | 0/1 | 0/1 | O/ | 0/1 | 0/1 | 0/1 | 0/1 | O/ | 0/ |  | 0/ | 0 | 0/1 | 0/1 | 0/1 |  |
|  | DB6 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | $0 / 1$ | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | $0 / 1$ |  | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |  |
|  | DB7 | 0/1 | 0/1 | $0 / 1$ | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/ | 0/1 | 0/1 | 0/1 | $0 /$ | 0/ | 0/1 | 0/1 |  | 0/1 | 0 | 1 | 0/1 | 0/1 |  |

Notes: 1. When the RM1/0 bit is set to "11", the SEGRAM can be selected.
2. Writing to the lower four bits (DB0-DB3) in the SEGRAM is invalid.
3. The segment output that can be controlled by grayscale is enabled for only the 40 segments (table 9). These grayscale-controlled segments are driven by the same grayscale data at COMS1 and COMS2 selection.
4. Other outputs than the grayscale-controlled segment outputs can control segment on/off and blinking. The COMS1 and COMS2 outputs are independently controlled.

Table 9 Relationship between Segment Driver Output Pin and Segment Display Function

| When SGS = $\mathbf{0}$ |
| :--- |
| SEG1/120, SEG4/117, SEG7/114, |
| SEG10/111, SEG13/108, |
| SEG16/105, SEG19/102, SEG22/99, |
| SEG25/96, SEG28/93, SEG31/90, |
| SEG34/87, SEG37/84, SEG40/81, |
| SEG43/78, SEG46/75, SEG49/72, |
| SEG52/69, SEG55/66, SEG58/63, |
| SEG61/60, SEG64/57, SEG67/54, |
| SEG70/51, SEG73/48, SEG76/45, |
| SEG79/42, SEG82/39, SEG85/36, |
| SEG88/33, SEG91/30, SEG94/27, |
| SEG97/24, SEG100/21, SEG103/18, |
| SEG106/15, SEG109/12, SEG112/9, |
| SEG115/6, SEG118/3 |

Output pins other than above Output pins other than above

## When SGS = 1

SEG120/1, SEG117/4, SEG114/7, SEG111/10, SEG108/13, SEG105/16, SEG102/19, SEG99/22, SEG96/25, SEG93/28, SEG90/31, SEG87/34, SEG84/37, SEG81/40, SEG78/43, SEG75/46, SEG72/49, SEG69/52, SEG66/55, SEG63/58, SEG60/61, SEG57/64, SEG54/67, SEG51/70, SEG48/73, SEG45/76, SEG42/79, SEG39/82, SEG36/85, SEG33/88, SEG30/91, SEG27/94, SEG24/97, SEG21/100, SEG18/103, SEG15/106, SEG12/109, SEG9/112, SEG6/115, SEG3/118

## Remarks

The COMS1 and COMS2 outputs are controlled by the same grayscale.
Total: 40 segments

## HD66732

Table 10 Relationship between SEGRAM Data and Grayscale-Controlled Segment Display
SEGRAM Data

| DB7 | DB6 | DB5 | DB4 | Effective Applied Voltage for COMS1 and COMS2 Output |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 (Always unlit) |
| 0 | 0 | 0 | 1 | 1 (Always lit) |
| 0 | 0 | 1 | 0 | 0.34 (Grayscale display) |
| 0 | 0 | 1 | 1 | 0.38 (Grayscale display) |
| 0 | 1 | 0 | 0 | 0.41 (Grayscale display) |
| 0 | 1 | 0 | 1 | 0.44 (Grayscale display) |
| 0 | 1 | 1 | 0 | 0.47 (Grayscale display) |
| 0 | 1 | 1 | 1 | 0.50 (Grayscale display) |
| 1 | 0 | 0 | 0 | (Blink display)* |
| 1 | 0 | 0 | 1 | 0.53 (Grayscale display) |
| 1 | 0 | 1 | 0 | 0.56 (Grayscale display) |
| 1 | 0 | 1 | 1 | 0.59 (Grayscale display) |
| 1 | 1 | 0 | 0 | 0.63 (Grayscale display) |
| 1 | 1 | 0 | 1 | 0.66 (Grayscale display) |
| 1 | 1 | 1 | 0 | 0.69 (Grayscale display) |
| 1 | 1 | 1 | 1 | 0.72 (Grayscale display) |

Notes: 1. For details, see the Reflective Color Mark/Blink Mark Display section.
2. Blinking is provided by repeatedly turning on the segment for 32 frames and turning it off for the next 32 frames.

Table 11 Relationship between SEGRAM Data and Blinking Segment Display (1)
SEGRAM Data

| DB5 | DB4 | LCD Display Control for COMS1 Segment |
| :--- | :--- | :--- |
| 0 | 0 | Always unlit |
| 0 | 1 | Always lit |
| 1 | 0 | Blinking display (32-frame unit) |
| 1 | 1 | Double-speed blinking display (16-frame unit) |

## HITACHI

## Table 12 Relationship between SEGRAM Data and Blinking Segment Display (2)

| SEGRAM Data |  |  |
| :--- | :--- | :--- |
| DB7 | DB6 | LCD Display Control for COMS2 Segment |
| 0 | 0 | Always unlit |
| 0 | 1 | Always lit |
| 1 | 0 | Blinking display (32-frame unit) |
| 1 | 1 | Double-speed blinking display (16-frame unit) |

Table 13 HD66732 Full-size Character Codes and JIS Codes (Level-1, Non-kanji)


| Character <br> Code | JIS Code | 0 | 1 | 2 | 3 | 4 | 5. | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 040 | 282 |  | － |  | $\Gamma$ | ᄀ | $\lrcorner$ | L | F | T | － | L | $\pm$ | － |  | r | 7 |
| 041 | 283 | $\lrcorner$ | $\llcorner$ | F | T | $\dagger$ | $\perp$ | ＋ | F | T | － | ค | ＋ | － | T | － | 1 |
| 042 | 382 |  | 検 | 権 | 首 | 犬 | 献 | ，研 | 視 | 紜 | 県 | 有 | 見 | 事 | 貿 | 軒 | 遗 |
| 043 | 383 | 鍵 | 険 | 顕 | 験 | 敞 | 元 | 原 | 噉 | 幺 | 弦 | 減 | 源 | 玄 | 現 | 䅑 | 堍 |
| 044 | 384 | 4 | 謗 | 煺 | F | 做 | $\mathrm{I}^{1}$ | 呼 | 開 | 姑 | 孤 | 己 | 㜁 | 发 | Ti | 故 | 枯 |
| 045 | 385 | 湖 | 狐 | 閥 | 落 | 股 | 胡 | 㳦 | 虎 | 誇 | 跨 | 鈷 | 䧹 | 唭 | 敨 | II | If． |
| 046 | 386 | fil | 4 | 焉 | 否 | 如 | 後 | 御 | 悟 | 枸 | 樆 | 瑚 | 基 | 語 | H | 說 | 䣲 |
| 047 | 387 | 亿 | 锌 | 交 | 佼 | 侯 | 侯 | 竍 | 光 | 公 | 功 | 効 | 4， | 1 | 11 | ［曾 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 048 | 212 |  |  |  |  |  |  |  |  | ； | ？ |  |  |  |  |  |  |
| 049 | 213 |  |  |  |  |  |  | $\checkmark$ | ＂ | 全 | 々 | $\chi$ | 0 | － |  |  | $\checkmark$ |
| 04 A | 392 |  | 㡽 | 唯 | 玩 | 场 | 好 | 孔 | 孝 | 厷 | I | 怗 | 巷 | \％ | 位 | 康 | 囦 |
| 04 B | 393 | 弘 | ＋11 | 梳 | 抗 | 拘 | 控 | 攻 | 品 | 晃 | 更 | 杭 | 校 | 樓 | 構 | T1． | 洪 |
| 04 C | 394 | 浩 | 港 | 渾 | 甲 | 皇 | 硬 | 樀 | 繵 | 紬 | 絠 | 絞 | 䋻 | 耕 | 考 | 咅 | 肳 |
| 04 D | 395 | 罊 | 雩 | 航 | 者 | 行 | 衡 | 講 | \％ | 購 | 郊 | 硣 | 鉎 | 矿 | 铲 | 閣 | 降 |
| 04 E | 396 | T | 香 | 京 | 江 | 開 | 劫 | 年 | 介 | 潒 | 拷 | 洨 | 豪 | 品 | 技 | 矢 | 刻 |
| 04 F | 397 | 告 | 11］ | 数 |  | 䦌 | 黑 | 衡 | 湤 | 腰 | 甑 | 忽 | 惚 | 需 | 猚 | 这 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 050 | 222 |  | － |  | － | $\triangle$ | A | $\nabla$ | V | ※ | $\stackrel{\rightharpoonup}{\top}$ | $\rightarrow$ | $\leftarrow$ | $\uparrow$ | ＋ | ＝ |  |
| 051 | 223 |  |  |  |  |  |  |  |  |  |  | E | $\ni$ | $\sqsubseteq$ | $\geq$ | C | 3 |
| 052 | 3 A 2 |  | 此 | 51 | 今 | 林 | 坤 | 倠 | 婚 | 即 | 飶 | F | $\bar{E}$ | 就 | 林 | 混 | 疗 |
| 053 | 3 | 組 | 且 | 魂 | 些 | 估 | 义 | 唆 | 嗂 | 左 | 差 | 查 | 沙 | 曗 | 砂 | 做 | 鎖 |
| 054 | 3 A 4 | 婊 | 坐 | 座 | 粙 | 侤 | 催 | 而 | 最 | 哉 | 塞 | 安 | 4 | 彩 | 才 | 採 | 裁 |
| 055 | 3A5 | 发 | 济 | 災 | 乑 | 里 | 磘 | 些 | 祭 | 斎 | 細 | 荣 | 裁 | 戎 | 祭 | 剂 | 在 |
| 056 | 3 A 6 | 材 | 弗 | 財 | 冴 | 坟 | 瑗 | 㩐 | 柇 | 有 | 吹 | 崎 | 埼 | 䃭 | 第 | 作 | 削 |
| 057 | 3A7 | 莋 | 䆖 | 昨 | 朔 | 棈 | 窄 | 策 | 察 | 錯 | 核 | 鮭 | 符 | 还 | 汧 | 很 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 058 | 232 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 059 | 233 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |  |  |  |  |  |  |
| 05 A | 3B2 |  | 察 | 僢 | 撖 | 擦 | 札 | 殺 | 澼 | 䌖 | 早 | 䱩 | 捌 | 銉 | 鲑 | 111 | 㫿 |
| 05 B | 3B3 | ： | 囬 | 参 | 111 | 陵 | 撤 | 散 | 栈 | 椥 | 理 | 座 | 第 | 䇖 | 鍺 | 港 | 替 |
| 05 C | 3B4 | 酸 | 㥎 | 斬 | 㟻 | 残 | tI | 仔 | 伺 | 使 | 刺 | 河 | d | 筒 | 174 | $1:$ | 始 |
| 050 | 3B5 | 书 | 姿 | 5 | 尼 | 市 | 師 | 思 | 思 | 指 | 支 | 孜 | 斯 | 施 | E | 枝 | If： |
| 05 E | 3B6 | 死 | 氏 | 3 | 社． | 私 | 尓 | 程 | 紫 | 股 | 脂 | 至 | 梘 | 詞 | 詩 | 試 | W |
| 05 F | 3B7 | 譟 | 資 | 䝠 | 垅 | 䀎 | 蕑 | 事 | 似 | 侍 | 児 | 字 | ， | 缼 | 持 | 時 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 060 | 242 |  | あ | あ | $\cdots$ | い | $\dot{ }$ | う | え | え | お | お | か | か | き | き | ＜ |
| 061 | 243 | ぐ | け | げ | $=$ | ご | $\geq$ | ざ | L | じ | す | す | 世 | ぜ | そ | ぞ | た |
| 062 | 3 C 2 |  | 次 | 滋 | 治 | 聑 | W | 蛣 | 淘 | 尔 | Ifiil | 4 | 11 | 時 | 辞 | 洺 | 醒 |
| 063 | 3C3 | 式 | 識 | 㥸 | 些 | 譄 | 先 | 㟺 | t | 叱 | 執 | 矢 | 娭 | 亚 | 悉 | 湿 | 漆 |
| 064 | 3C4 | 次 | 質 | 考 | 㕫 | 篗 | 偲 | 柴 | 艺 | 屡 | 滖 | 霾 | 令 | 3 | 射 | 接 | 闍 |
| 065 | 3C5 | 斜 | 巷 | 社． | 紗 | 者 | 谢 | 中 | 遮 | 蛇 | 邪 | 借 | 勺 | 欠 | 杪 | 炏 | 畄 |
| 066 | 3C6 | 酎 | 积 | 錫 | 右 | 型 | 翴 | 意 | F | 取 | S | 手 | 果 | 㱫 | 标 | 珠 | 種 |
| 067 | 3C7 | 腫： | 趣 | 酒 | If | 㹘 | 受 | 玩 | 寿 | 授 | 樹 | 縎 | 需 | W | 取 | 用 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 068 | 252 |  | 7 | T | 4 | 1 | ＂ | ＂ | I | T． | 才 | 才 | 力 | \％ | キ | キ | 7 |
| 069 | 253 | 7 | 7 | ヶ | 3 | I | ＋ | サ | シ | シ | 2 | \％ | せ | t | ， | $\checkmark$ | g |
| 06 A | 3D2 |  | 実 | 就 | 州 | 修 | 愁： | 拎 | 洲 | 秀 | 秋 | 終 | 紻 | 翟 | 見 | 舟 | 自 |
| 06 B | 3D3 | 集 | 斐 | 管 | 號 | 較 | 週 |  | 研 | 蒮 | 轘 | 11 | 住： | 充 | F | 往 | 我 |
| 06 C | 3D4 | 采 | －汁 | 渋 | 願 | 縦 | 県 | 珄 | 叔 | 因 | 筬 | 淑 | 校 | 䋻 | 蕃 | 熟 | 熟 |
| 06 D | 3D5 | 婁 | 術 | 述 | 傜 | 㟨 | 奉 | 碎 | 浚 | 舞 | 䮂 | 准 | 御 | 的 | 橎 | 殉 | 滈 |
| 06 E | 306 | 渪 | 瀶 | 侑 | 純 | 遃 | 遵 | 醇 | 顼 | 処 | 初 | 所 | 算 | 璃 | 洪 | 底 | 緒 |
| 06 F | 3D7 | 啐 | 書 | 農 | 儲 | 諸 | 助 | 叙 | 女 | $1{ }^{\text {F }}$ | 徐 | 恕 | 鍾 | 除 | 傷 | 供 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | 0 | E | F |
| 070 | 262 |  | A | 13 | r | $\triangle$ | E | Z | 11 | $\stackrel{(4)}{ }$ | 1 | K | A | M | N | E | O |
| 071 | 263 | 11 | P | $\checkmark$ | T | r | ¢ | x | $\Psi$ | $\Omega$ |  |  |  |  |  |  |  |
| 072 | 3E2 |  | 勝 | Eit | 升 | 1 | 明 | 筬 | 4 | 當 | 奨 | 爱 |  | 豈 | 将 |  | 少 |
| 073 | 3 E 3 | 淌 | 11： | 晰 | 璬 | 㣏 | 承 | 抄 | 招 | 堂 | 捷 | H | H | 昭 | 早 | 松 | 梢 |
| 074 | 3E4 | 椋 | 梏 | 漓 | 消 | 涉 | 湘 | 姺 | 19 | 照 | 续 | 省 | 硝 | 礁 | 祥 | 称 | 京 |
| 075 | 3E5 | 笑 | 䖽 | 糿 | 棠 | 苗 | 蒋 | 蕉 | 楊 | 裳 | 訟 | 竐： | 硌 | 群 | 象 | 党 | 然 |
| 076 | 3E6 | 鍄 | 鍾 | 璉 | 障 | 鞘 | I． | 丈 | 水 | 乗 | 分 | 剰 | 城 | 場 | 壤 | 嫎 | 常 |
| 077 | 3 E7 | 情 | 摄 | 条 | 杖 | 唃 | 状 | 产 | 䊧 | 蒸 | 讓 | 榾 | 全定 | 4 ${ }^{4}$ | 埴 | 疑 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 078 | 272 |  | A | b | 13 | I | I | t： | ！ | ＊ | 3 | 1 | It | к | I | M | \＃ |
| 079 | 273 | 0 | 11 | P | $C$ | T | y | $\pm$ | X | 11 | $!$ | III | 111 | 1 | B | b | 9 |
| 07A | 3F2 |  | 拭 | 植 |  | 辰 | 棭 | 䇒 | 㐌 | 触 | 佼 | 蚛 | 年 | 成 | 伸 | 信 | 佼 |
| 07 B | 3F3 | 憵 | 㛏 | 妆 | 缼 | 心 | 郎 | 持 | 新 | 晋 | 箖 | 溙 | 滈 | 深 | 中 | 沴 | H |
| 07 C | 3F4 | 神 | 楽 | 紳 | 荌 | 芯 | 敕 | 䚄 | 沴 | 身 | \％ | 進 | 針 | 震 | 人 | 1： | 凶 |
| 07 D | 3 F 5 | 碓 |  | 吋 | 其 | 太 | 啠 | 砍 | 辺 | 喗 | 鞝 | 第 | 諏 | 御 | 醇 | 区 | 麻 |
| 07 E | 3F6 | 这 | 吹 | 華 | 何 | 推 | 水 | 炊 | 睡 | 粚 | 咬 | 鋯 | 遂 | 堧 | 錐 | 鈝 | 随 |
| 07 F | 3 F 7 | 瑞 | 竾通 | 諒 | 高 | 数 | 枫 | 超 | 撛 | 掿 | 杉 | 相 | 管 | 效 | 線 | 璠 |  |


|  |  |  |  | $\left\lvert\, \begin{array}{c\|ccc\|ccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \gg & 0 & 0 & > & D & D & D \\ \boldsymbol{n} & \mathrm{~m} & 0 & 0 & \infty & D & 0 \\ \infty \end{array}\right.$ |  |  |  | $\begin{array}{\|llll\|l\|l\|ll\|} 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & m & 0 & 0 & 0 & > & 0 & \infty \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{\sim}$ |  |  |  |  |
|  | － |  | $\bigcirc$ |  | 0 |  | 0 |  <br>  | $\rightarrow$ |  | $\bigcirc$ |  | － |  |  | O |
| $=$ | N | ＊ | 0 |  | N |  | N |  | $N$ |  | N |  | $N$ |  |  | $\stackrel{8}{0}$ |
| 为运 | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  |  | 8 |
| 娄號 | A |  | － |  | － |  | － | 䛴䤵葉圭芭皮けも | － |  | － |  | A |  |  | 8 |
| 事 | ur | － | ar |  | or |  | 0 |  | 0 |  | 0 |  | or |  |  | $\stackrel{\square}{\square}$ |
|  | ${ }^{\circ}$ |  | の | － | の |  | \％ |  | \％ |  | a |  | 0 |  |  | 응 |
| $\cdots$ | $\sim$ | $\cdots$ | $v$ |  | $\sim$ |  | $v$ |  | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |  | $\stackrel{9}{\square}$ |
|  | $\infty$ | 票 | $\infty$ | 荷焉涾教 | $\infty$ |  | $\infty$ |  | $\infty$ |  | $\infty$ |  | $\infty$ |  |  | 产 |
|  | － |  | － | 4 | $\infty$ |  | $\bigcirc$ |  | $\bullet$ |  | － |  | 0 |  |  | \％ |
| 遂： | s |  | ＞ | 洣込 | $>$ |  | ＞ | $\checkmark$ | $\bigcirc$ |  | ＞ |  | ＞ |  |  | 응 |
| 菜 | ه | $1 \neq$ | $\infty$ | 玉 | $\infty$ |  | $\infty$ |  | （1） |  | $\infty$ | 蚉㭠 | \％ |  |  | $\stackrel{\rightharpoonup}{\square}$ |
|  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  |  | 产 |
|  | $\bigcirc$ |  | $\bigcirc$ |  | O |  | $\bigcirc$ |  | $\bigcirc$ |  | － |  | $\bigcirc$ | 要润 |  | $\stackrel{\rightharpoonup}{\square}$ |
|  | $\pi$ |  | m | 景 | T |  | m |  | m |  | T |  | T |  | ก | $\stackrel{\rightharpoonup}{\square}$ |
|  | $\pi$ |  | $\pi$ |  | 7 |  | $\pi$ |  | $\cdots$ | ＊ | \％ | 霜湈家諆刑 $\times$ | 7 | 無沙 |  | 三 |


| Character <br> Code | JIS Code | 0 | 1 | 2 |  | 4 | 5 | \％ 6 | 7 | 8 | 9 | A | B | c． | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 CO | 286 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 C 1 | 287 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 C 2 | 482 |  | 臬 | 箱 | 礁 | 岳 | 旡 | － | 倍 | 幡 | 肌 | 娸 | 畠 | 八 | 鋉 | 谈 | 猊 |
| 0 C 3 | 483 | 酰 | 管 | 伐 | 砣 | 抜 | 䘬 | 闌 | 捣 | 喽 | 缡 | 蛉 | 4 | 伴 | 判 | 半 | 反 |
| 0 C 4 | 484 | 吿 | 帆 | 搬 | 斑 | 板 | 氾 | 洮 | 版 | 尤 | 班 | 㫠 | 繁 | 般 | 藩 | 取 | 範 |
| 0 C 5 | 485 | 㐘 | 䙺 | 頒 | 敂 | 抁 | 晚 | 番 | 磐 | 鳖 | 䓵 | 蛮 | 亚 | 4 | 圌 | 如 | 时 |
| 0 C 6 | 486 | 彼 | 淮 | 啡 | 批 | 报 | 斐 | 比 | 濐 | 疲 | 承 | 碑 | 秘 | 新 | 㴰 | 肬 | 被 |
| 0 C 7 | 487 | 渄 | 費 | 避 | 非 | 能 | 蒾 | 度 | 储 | 毛 | 微 | 枇 | 昛 | 琵 | T11 | 关 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 0 C 8 | 216 | $\div$ | $=$ | $\neq$ | ＜ | $>$ | 5 | $\geq$ | $\infty$ | $\therefore$ | $\delta$ | 모 |  |  |  | ${ }^{\circ} \mathrm{C}$ | Y |
| 0 C 9 | 217 | \＄ | c | む | \％ | \＃ | \＆ | ＊ | （a） | § | H | $\star$ | 0 | － | O | $\diamond$ |  |
| 0 CA | 492 |  | 鼻 | 柊 | 䅘 | 而 | 正 | 擜 | 序 | 縢 | 告 | 时 | 高 | 必 | \＃ | 篚 | 通 |
| 0 CB | 493 | 桧 | 姫 | 脄 | 紐 | T | 憬 | 依 | 鬿 | 標 | 水 | 温 | 㖇 | 需 | 表 | 部 | 豹 |
| 0 CC | 494 | 顔 | 描 | 病 | 秒 | 苗 | 鉓 | 鋲 | 葲 | 蛙 | 鲜 | 碳 | 彬 | 戎 | 浜 | 潘 | 解 |
| 0 CD | 495 | 资 | 頻 | 敏 | 瓶 | 不 | 付 | 場 | 大 | 算 | 需 | 帛 | 吿 | 将 | 梅 | 扶 | 敷 |
| OCE | 496 | 䇢 | 普 | 浮 | 父 | 符 | 厓 | 南 | 曹 | 講 | 负 | 倵 | 赴 | T | 附 | 侮 | 撫 |
| 0 CF | 497 | 珷 | 舞 | 莆 | 算 | 部 | H | 楀 | 風 | \＃ | 蕗 | 伏 | 部 | 夏 | 媔 | 服 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 O 0 | 226 | $\nabla$ | 三 | $\doteqdot$ | ＜ | \＄ | $\checkmark$ | c | $\infty$ |  | f | ／f |  |  |  |  |  |
| 0 D 1 | 227 |  |  | A | \％ | \＃ | $b$ | $\bigcirc$ | $\dagger$ | ＋ | 9 |  |  |  |  | 0 |  |
| OD 2 | 4A2 |  | 褔 | 腹 | 複 | 復 | 淵 | 汤 | 形 | 沸 | 仏 | 物 | 鲋 | 分 | 昒 | 嘍 | 場 |
| 0 D 3 | 4A3 | 㥩 | 扮 | 焚 |  | 粉 | 䍄 | 紛 | 零 | 区 | 開 | 闪 | 併 | 兵 | 场 |  | F |
| 0 D 4 | 4A4 | 繁 | 柄 | 4． 4 | 敝 | 閏 | 泩． | 米 | T | 辟 | 壁 | 准： | 竞 | 別 | 獘 | 限 |  |
| OD 5 | 4A5 | 偏 | 変 | 号 | 篇 | 絧 | 边 | 逃 | 崌 | 便 | 勉 | 婏 | t | 新 | 保 | 舖 | 铺 |
| OD6 | 4A6 | 闌 | 捕 | 歩 | 甫 | 補 | 唃。 | 㯖 | 要 | 显 | 堂 | 友 | 㫫 | H | 簿 | 萻 | 做 |
| 0D7 | 4A7 | 侔 | 㐌 | 果 | 報 | 丵 | \％ | 峰 | 藌 | 解 | 店 | 抱 | 挥 | 放 | 万 | 朋 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 D 8 | 236 |  | a | b | c | d | e | f | g | h | 1 | j | k | 1 | m | n | ${ }^{0}$ |
| OD9 | 237 | p | 9 | r | S | t | 4 | $\checkmark$ | w | x | y | z |  |  |  |  |  |
| ODA | 4B2 |  | 法 | 泡 | 考 | 硕 | 繙 | 胞 | \％ | 笏 | 蓬 | 蜂 | 寝 | 新 | 㻃 | 那 | 鎌 |
| ODB | 4B3 | 他 | 咸 | 鹏 | 之 | L | 傍 | 剖 | 坊 | 好 | WH | 它 | HL | 穴 | 暴 |  | 枼 |
| ODC | 4B4 | 梅 | 11 | 紡 | 肬 | 膨 | 圌 | 貌 | 貿 | 錐 | 陦 | 吹 | ${ }^{\text {chil }}$ | 北 | 僕 | F | 雱 |
| ODD | 4B5 | 横 | 朴 | 牧 | 畦 | 穆 | 釗 | 勒 | 没 | 等 | 茀 | 椇 | 奔 | 本 | ＊ | 凡 | 緗 |
| ODE | 486 | 摩 | 痛 | 魔 | 麻 | 理 | 林 | 棟 | 枚 | 每 | 䧉 | 槙 | 第 | 獏 | 枕 | 的 | 柾 |
| ODF | 4B7 | 硣 | 桝 | 胁 | 侯 | 又 | 㨆 | 束 | 涑 | 皆 | 因 | 蕛 | 费 | \％ | 梫 | 满 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| OEO | 246 | む | め | 6 | ＊ | P | ゅ | W | よ | ょ | 5 | b） | る | 的 | 3 | わ | $わ$ |
| 0E1 | 247 | ゐ | 总 | を | ん |  |  |  |  |  |  |  |  |  |  |  |  |
| OE2 | 4 C 2 |  | 漫 | 丕 | 呠 | 里 | 魅 | L | 箕 | 明 | 管 | 笙 | 湊 | 霫 | 松 | 胀 | 妙 |
| OE3 | 4 C 3 | 糔 | k | 既 | 務 | 要 | 無 | 圱 | 7 | 蓩 | 0 | 椋 | 婍 | 娘 | 矢 | 多 | 命 |
| OE4 | 4 C 4 | 明 | 盟 | 迷 | 銘 | 嗎 | 㗌 | 牝 | 娍 | 免 | 稆 | 䄸 | 暞 | Tili | 南 | 摸 | 模 |
| OE5 | 4 C 5 | 茂 | 交 | 䆝 | 毛 | 䍀 | II | 䋛 | 耗 | 䨌 | 陠 | 小 | 黙 | 11 | 1 | 勿 | 䲞 |
| OE6 | 4C6 | 尤 | 厌 | 籵 | 爱 | 開 | 狍 | 紋 | 师 | 夋 | 也 | 沙 | 佼 | 筇 | 柿 | 野 | 洂 |
| OE7 | 4 C 7 | 交 | 厄 | 役 | 約 | 楽 | 訶 | 教 | 靖 | 柳 | 霉 | 解 | 愉 | 恴 | 油 | 療 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 0E8 | 256 | 4 | ＞ | $\tau$ | ＋ | ＋ | $\sim$ | 土 | ョ | 江 | $\overline{5}$ | 1 | ル | V | $\square$ | 7 | 7 |
| 0 E 9 | 257 | 尔 | 1 | 7 | ン | ＂ | 力 | \％ |  |  |  |  |  |  |  |  |  |
| OEA | 4 D 2 |  | 論 | 㡏 | 唯 | 侑 | 優 | 9 | 交 | 11 | 幽 | 悠 | 晏 | 拉 | 有 | 柿 | 渾 |
| OEB | 4D3 | 涌 | 猫 |  | 11 | 柨 | 初 | 誘 | 谁 | 色 | 諈 | 相 | 硡 | 夕 | F | 余 | 5 |
| OEC | 4D4 | 学 | 真 | 预 | 傭 | 幼 | 妪 | 谷 | 庸 | 揚 | 㩊 | 排 | 曜 | 楊 | 様 | 洋 | 泬 |
| OED | 4D5 | 熔 | 用 | 㲾 | 羊 | 䊮 | 皮 | 集 | 要 | 謡 | 䫄 | 遥 | 陽 | 考 | 否 | 即 | 欲 |
| OEE | 4D6 | 沅 | 浴 | 潩 | 翼 | 腚 | 縗 | 嫘 | 裸 | ＊ | 莱 | 赖 | 雷 | 洛 | 絡 | 湾 | 等 |
| OEF | 4D7 | 乱 | 卵 | 風 | 粎 | 監 | 吅 | 出 | 䙿 | 利 | 更 | 㑑 | 采 | 黎 | 理 | 要 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 F 0 | 266 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 F 1 | 267 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 F 2 | 4E2 |  | 唎 | 裏 | 裡 | 里 | 離 | 䧉 | 律 | 澵 | it | 篗 | 㨲 | 略 | 劉 | 流 | 溜 |
| 0 F 3 | 4E3 | 琉 | 留 | 硫 | 粒 | 茖 | 竟 | 龍 | 们 | 慮 | 旅 | 膶 | ${ }_{5}$ | 愛 | 你 | 陑 | 湾 |
| 0 F 4 | 4E4 | \％ | 䊂 | 梁 | 泒 | 筬 | 療 | 环 | 楼 | 稲 | 且 | 㳽 | 㵂 | 量 | 限 | 頖 | ${ }_{5}$ |
| OF5 | 4E5 | 縁 | 倫 | IT | 林 | 淋 | 燐 | 琳 | 臨 | 輪 | 橉 | 辚 | 䗲 | 瑠 | 早 | 湤 | 累 |
| 0 F6 | 4E6 | 数 | 令 | 佮 | 例 | 洽 | 施 | 品 | 检 | 纾 | 礼 | 苓 | 鈴 | 秝 | 零 | 䨋 | 能 |
| 0 F 7 | 4E7 | 龄 | 新 | 㭛。 | 列 | 劣 | 烈 | 裂 | 廉 | 恋 | 橉 | 潧 | 梀 | 第 | 練 | 聯 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 F 8 | 276 |  | II | 1） | c | T | $y$ | 中 | x | 1 | 4 | III | III | ${ }^{\text {b }}$ | W | b | 9 |
| OF9 | 277 |  | 号 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFA | 4F2 |  | 運 | 連 | 钵 | in | 異 | 楼 |  |  | 路 | 皿 | 労 | H | 磈 | 卒 | 朗 |
| OFB | 4F3 | 楼 | 概， | 淮 | 浦 | 4 | 狠 | ，管 | 老 | 㫫 | 蜈 | 郎 | 分 | 施 | 能 | 肋 | 锊 |
| OFC | 4F4 | 論 | 偻 | 利 | 話 | 管。 | 昭 | 脇 | 惑 | 杵 | 第 | 4 | 11 | 鯇 | 管 | 点 | 葴 |
| 0 FD | 4F5 | 矢 | 涪。 | 碗 | 肪 |  |  |  |  |  |  |  |  |  |  |  |  |
| OFE | 4F6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 FF | 4F7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 14 HD66732 Full-size Character Codes and JIS Codes (Level-2)


| Character <br> Code | JIS Code | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 140 | 702 |  | 阦 | 陟 | 隣 | 陲 | 疑 | 隍 | 艮 | 院 | 隗 | 噯 | 这 | 敛 | 䋏 | 沓 | 㜔 |
| 141 | 703 | 浗 | 隸 | 隹 | 㫿 | 荷 | 疑 | 湭 | 沮 | 雜 | 衰 | 膦 | 査 | 寽 | 筳 | 需 | 䨘 |
| 142 | 582 |  | 称 | 梭 | 㛈 | 悗 | 性 | 悧 | 格 | 㤩 | 桴 | 惠 | 桃 | 悴 | 住 | 诸 | 䣏 |
| 143 | 583 | 恨 | 榾： | 杪 | 缷 | 徍 | 惊 | 㪇 | 伙 | 陑 | 性 | 㤝 | 格 | 㯕 | 壋 | 慜 | 㯒 |
| 144 | 584 | 滤 | 性 | 䯸 | 槐 | 様 | 愿 | 榱 | 酲 | 衡 | 情 | 汿 | 槚 | 攺 | 性 | 惨 | 軗 |
| 145 | 585 | 楊 | 侁 | 龶 | 楊 | 䧊 | 搏 | 㗢 | 䍐 | 橖 | 源 | 䪔 | 県 | 想 | 橖 | 樵 | 樿 |
| 146 | 586 | 傧 | 㵔 | 榡 | 楥 | 椪 | 惨 | 鴀 | 榱 | 傩 | 憅 | 矰 | 悔 | 惁 | 䍜 | 湶 | 懦 |
| 147 | 587 | 漌 | 濑 | 域 | 棫 | 敳 | 権 | 權 | 愡 | 莵 | 戈 | 戎 | 戍 | 成 | 戎 | 習 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 148 | 712 |  | 顛 | 顴 | 部 | 或 | 墄 | 蜑 | 成 | 5 | 鹿 | K | 飩 | 价 | 諺 | 洓 | 俍 |
| 149 | 713 | 鯆 | 艅 | 丽 | 飶 | 浌 | 談 | 旿 | 哏 | 顀 | 能 | 䝀 | 䭓 | 鳓 | 愛 | 晟 | 雖 |
| 14 A | 592 |  | 晃 | 醆 | 截 | 裁 | 戰 | 㨜 | 曜 | 楇 | 扎 | 杆 | 抽 | fi． | 扜 | 换 | 㧌 |
| 14 B | 593 | 拉 | 抉 | 找 | 打 | 抓 | 抖 | 拔 | 11 | 环 | 肳 | 指 | 抽 | 絮 | 星 | 拆 | 匴 |
| 14 C | 594 | 排 | 拜 | 排 | 推 | 拂 | 森 | 地 | 挍 | 挌 | 掊 | 掑 | 挧 | 挂 | 製 | 㛥 | 掉 |
| 14 D | 595 | 挹 | 挑！ | 捍 | 鼬 | 浐 | 掖 | 掎 | 㨔 | 撖 | 抩 | 䡃 | 摘 | 摬 | 提 | 拖 | 捫 |
| 14 E | 596 | 㹉 | 撢 | 措 | 捒 | 揆 | 揣 | 採 | 插 | 揶 | 揄 | 㛵 | 寒 | 搆 | 粩 | 挨 | 捡 |
| 14 F | 597 | 擗 | 搗 | 埧 | 搏 | 䍜 | 摯 | 捕 | 摎 | 㧥 | 撕 | 撓 | 橓 | 敃 | 綮 | 感 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | $F$ |
| 150 | 722 |  | 驁 | 职 | 蔇 | 影 | 箤 | 短 | 秛 | 鬥 | 閈 | 閧 | 閐 | 関 | 國 | 管 | 婯 |
| 151 | 723 | 㿠 | 莪 | 魏 | 䞲 | 罭 | 魊 | 管 | 钫 | 解 | 䱢 | 鮑 |  | 鮗 | 鲰 | 解 | 鮨 |
| 152 | 5A2 |  | 據 | 㨰 | 摃 | 接 | 接 | 枒 | 摴 | 閣 | 藇 | 衰 | 敃 | 接 | 持 | 隠 | 㨋 |
| 153 | $5 A 3$ | 捪 | 㩲 | 摭 | 物 | 㩲 | 繁 | 擽 | 摜 | 啰 | 替 | 摇 | \％ | 梅 | 文 | x | 改 |
| 154 | 5A4 | 收 | 政 | 畋 | 效 | 敖 | 敕 | 敘 | 敘 | 敞 | 敞 | 萕 | 数 $^{-1}$ | 欲 | 獘 | 巒 | 解 |
| 155 | 5A5 | 斯 | 醇 | 锌 | 施 | 䧺 | 产 | 萀 | 故 | 楥 | 橎 | 橎 | 夫 | x | 4 | 尔 | 旲 |
| 156 | 5A6 | İ | 旻 | 兵 | 卧 | 积 | 别 | 彦 | 妟 | 晄 | 永 | 兎 | 恠 | 者 | 暲 | 時 | 最 |
| 157 | 5A7 | 成 | 捔 | 析 | 品 | 星 | 暎 | 䡛 | 㟮 | 晹 | 港 | 塈 | 湿 | 老 | 倣 | 獘 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 158 | 732 |  | 現 | 域 | 解 | 棺 | 動 | 館 | 鹊 | 厡 | 刺 | 枸 | 軾 | 錞 | 鹗 | 軲 | 萄 |
| 159 | 733 | 能 | 鴳 | 鲟 | 鹘 | 填 | 7 | 䲞 | 泏 | 鶭 | 鴙 | 䒜 | 坆 | 鹪 | \％ | 鳦 | 䇾 |
| 15 A | 5B2 |  | 䭊 | 环 | 暧 | 軖 | 曠 | 脏 | 曜 | 星 | $\square$ | 里 | 易 | 3 $\mathrm{H}_{1}$ | 朖 | 栐 | 腚 |
| 15 B | 5B3 | 閮 | 霸 | 尤 | 束 | 楽 | 梑 | 枋 | 初 | 杆 | 尤 | k | 棫 | 校 | 柘 | 枅 | 杰 |
| 15 C | 5B4 | 岺 | 枮 | 杪 | 杵 | 枋 | 材 | 析 | 栦 | 如 | 柯 | 襡 | 東 | 枌 | 䅥 | 枸 | 相 |
| 15 D | 5B5 | 作 | 㭛 | 枢 | 粎 ${ }^{\text {＇}}$ | 枹 | 柎 | 柆 | 柧 | 柃 | 楽 | 椎 | 枃 | 桀 | 桎 | 楼 | 桠 |
| 15 E | 586 | 梳 | 椨 | 林 | 档 | 桃 | 柠 | 泉 | 椎 | 校 | 椚 | 條 | 桃 | 梃 | 髹 | 梴 | 桴 |
| 15 F | 5B7 | 焚 | 柼 | 禁 | 梪 | 秏 | 模 | 椋 | 基 | 榛 | 轓 | 相 | 椦 | 相 | 㭠 | 椋 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 160 | 742 |  | 堯 | 檑 | 粱 | 琽 | 真 | 䋗 |  |  |  |  |  |  |  |  |  |
| 16\％ | 143 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 162 | 5 C 2 |  | 相 | 梂 | 标 | 梫 | 极 | 核 | 楽 | 棣 | 椥 | 棹 | 栄 | 檍 | 椨 | 椪 | 椚 |
| 163 | 5 C 3 | 䊀 | 椡 | 榆 | 榣 | 梏 | 楜 | 㾭 | 椪 | 㭠 | 标 | 樆 | 粗 | 椋 | 椽 | 森 | 棑 |
| 164 | 5 C 4 | 榆 | 椤 | 梀 | 校 | 楳 | 槛 | 第 | 槐 | 产 | 稿 | 植 | 杪 | 嵄 | 楽 | 頨 | 淘 |
| 165 | 5C5 | 栩 | 繁 | 森 | 権 | 榑 | 横 | 核 | 楛 | 榴 | 揞 | 碗 | 楽 | 樛 | 㮖 | 権 | 㭩 |
| 166 | 5 C 6 | 椥 | 繋 | 烃 | 倳 | 相 | 棫 | 柤 | 榑 | 樊 | 榽 | 摬 | 様 | 樓 | 橄 | 枟 | 楴 |
| 167 | 5C7 | 根 | 䅦 | 㛵 | 栴 | 楥 | 橦 | 恠 | 檨 | 栒 | 概 | 榣 | 擎 | 檄 | 㖟 | 柸 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 168 | 15F6］ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \％69 | ［4］ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 16 A | 5D2 |  | 昭 | 薬 | 榣 | 棤 | 櫂 | 楼 | 楮 | 樓 | 桃 | 相 | 棫： | 骤 | 桹 | 楼 | 樓 |
| 16 B | 5D3 | 楼 | 集 | 榣 | 第 | 塂 |  | 䅋 | 效 | 儗 | 監 | 欹 | 饮 | 歇 | 积 | 析： | 砍 |
| 16 C | 5D4 | 觡 | 歏 | － | 酳 | 敬 | 端 | 交 | 效 | 顽 | 殄 | 殃 | 攻 | 残 | 挡 | 列 | 晹 |
| 160 | 5D5 | 殖 | 㱛 | 旣 | 殗。 | 㱠 | 先 | 段 | 剤 | 臤 | \＃ | 旋 | 参 | 球 | 家 | 番 | 毯 |
| 16 E | 5D6 | 辳 | 㕰 | 蚔 | ${ }^{*}$ | 称 | 暞 | 氛 | 求 | 汕 | 汗 | F | 沂 | 泣 | 证： | 沁 | 泫 |
| 16 F | 5D7 | 汾 | ill | 汉 | 没 | 沭 | 泪 | 洼 | 漒 | 蔀 | 汹 | 汹 | 派 | 浿 | 沱 |  |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| \％$\%$ | 15E03 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1．${ }^{\text {\％}}$ | （18） |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 172 | 5 E 2 |  | 沺 | 隹 | 沋 |  | 汭 | 胀 | 衍 | 淘 | 洨 | 崄 | 洸 | 洙 | 洨 | 沏 | 洏 |
| 173 | 5E3 | 洌 | 浣 | 沛 | 昿 | 浚 | 浹 | 浙 | 延 | 㣢 | 湍 | 淮 | 海 | 㭭 | 渊 | 擜 | 港 |
| 174 | 5E4 | 㰸 | 洞 | 涛 | 洨 | 漓 | 湦 | 濦 | 洨 | 浙 | 淺 | 宗 | 湤 | 洼 | 渝 | 淮 | 汭 |
| 175 | 5E5 | 㴗 | 满 | 浐 | 泼 | 激 | 漸 | 法 | 浰 | 丵 | 源 | 湍 | 涪 | 揫 | 渺 | 洎 | 蔀 |
| 176 | 5E6 | 滿 | 滑 | 游 | 溂 | 㗛 | 滥 | 涀 | 㳔 | 㳯 | 㩐 | 淜 | 淮 | 湄 | 洞 | 滕 | 洪 |
| 177 | 5E7 | 溥 | 淓 | 淇 | 䅡 | 淘 | 灌 | 翟 | 澵 | 滚 | 鼎 | 渗 | 潄 | 電 | 浱 | 㴕 |  |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 178 | 5－5］ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 179 | ［5］1］ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 A | 5F2 |  | 㜔 | 漓 | 畆． | 澆 | 淂 | 泩 | 膂 | 羂 | 磘 | 浩 | 豲 | 溉 | 漖 | 潼 | 溍 |
| 17 B | 5 F 3 | 澎 | 满 | 䓙 | 源 | 澳 | 䔓 | 秾 | 澤 | 浩 | 滧 | 潧 | 溫 | 灤 | 濉 | 涌 | 滴 |
| 17 C | 5F4 | 涴 | 堠 | 嫁 | 笏。 | 澵 | 賭 | 潾 | 漓 | 渘 | 濾 | 湲 | 涪 | 潴 | 㮟 | 渡 | 滿 |
| 17 D | 5F5 | 潹 | 瀾 | 敨 | 㴮 | 澌 | 咸 | 炒 | 如 | 胜 | 标 | 炸： | 酗 | 炮 | 烟 | 林 | 烝 |
| 17 E | 5F6 | 娢 | 瑨 | 烽 | 圽 | 焙 | 㛟 | 感 | 祭 | 照 | 㮡 | 熎 | 煖 | 焬 | 重 | 啲 | 炧 |
| 17 F | 577 | 加 | 吹 | 熬 | 牲 | 竟 | 樴 | 焼 | 物 | 燐 | 嫽 | 倛 | 嘓 | 栐 | 燎 | 焅 |  |



| $\left\|\begin{array}{llll:l\|ll} \vec{\pi} & \vec{\pi} & \vec{\pi} & \vec{\pi} & \vec{\pi} & \vec{\pi} & \vec{\pi} \\ \vec{\pi} \\ \boldsymbol{\pi} & \boldsymbol{m} & 0 & 0 & \infty & > & \overrightarrow{0} \\ \infty \end{array}\right\|$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{llllll} \vec{\rightharpoonup} & \vec{O} & \vec{O} & \vec{O} & \vec{O} & \vec{O} \\ \vec{O} & 0 & 0 & 0 & 0 & 0 \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { 욱 융 } \begin{gathered} \top \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |
|  | － | 獘 | $\bigcirc$ |  | － | 腎 | － |  | － |  | 0 |  | 0 |  | 0 |
| 至 |  | 为 | － | 崇 | － | \％ | － |  |  |  | － |  | － |  | － |
|  | N | 高 | N |  | N |  | 10 |  | $N$ |  | N |  | N |  | N |
| 医远 | $\omega$ | 第第 | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | $\omega$ |  | ＊ |
|  | － |  | A |  | A |  | － |  | － |  | $\wedge$ |  | $\stackrel{+}{\square}$ |  |  |
| 区 | $\cdots$ |  | ar |  | or |  | an |  | on |  | or |  | a |  | ＊ |
|  | ${ }^{\circ}$ | 管紧 | の |  | O |  | 0 |  | $\cdots$ |  | の |  | 0 |  | 0 |
|  | $\sim$ |  |  |  |  |  | v |  |  |  |  |  | $\sim$ |  | － |
|  | $\infty$ |  | $\cdots$ |  | $\infty$ |  | $\bigcirc$ |  | $\infty$ |  |  |  | $\infty$ |  | $\infty$ |
|  | ${ }^{\circ}$ |  | $\bigcirc$ |  | $\bullet$ |  | ${ }^{\circ}$ |  | $\bullet$ |  | － |  | 0 |  | 0 |
|  | \＄ |  | ＞ |  | $>$ |  |  |  | $>$ |  |  |  | ＞ |  | D |
|  | － |  | \％ |  | $\infty$ |  | $\infty$ |  | $\infty$ |  | $\infty$ |  | － |  |  |
|  | $\bigcirc$ |  | $\bigcirc$ | 比 | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | 0 |
|  | 0 |  | $\bigcirc$ |  | $\bigcirc$ |  | 0 |  | 0 |  | 0 |  |  |  | 0 |
|  | m |  | m |  | m |  | m |  | m |  | m |  | T |  | m |
|  | $\pi$ |  | 7 |  | 7 |  | $\pi$ |  | $\pi$ |  | 7 |  | $\pi$ |  | $\pi$ |

Table 15 A00 Standard Half－size Font Pattern（ROM Bank 0 （ROM＝0）

|  | Lower | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM | Upper |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |  | － | ： | ； | （ |  |
| 0 | 1 | や | ゆ | ょ | ャ | ユ | ョ | ァ | 1 | ゥ | 工 | $才$ | $\Gamma$ | 」 | ＊ | \＃ | 1 |
| 0 | 2 | space | あ | い | う | え | お | か | き | く | け | こ | さ | し | す | せ | そ |
| 0 | 3 | $\bigcirc$ | た | ち | $っ$ | て | と | な | に | ぬ | ね | の | は | ひ | ふ | $へ$ | ほ |
| 0 | 4 | ま | み | む | め | も | や | ゆ | よ | 5 | り | る | れ | 3 | わ | を | ん |
| 0 | 5 | － | ア | 1 | ウ | エ | 才 | カ | キ | ク | ヶ | コ | サ | シ | ス | セ | ソ |
| 0 | 6 | ッ | タ | チ | ッ | テ | 卜 | ナ | ニ | 又 | ネ | $ノ$ | ハ | ヒ | フ | $\wedge$ | ホ |
| 0 | 7 | マ | ミ | ム | $x$ | モ | ャ | ュ | ヨ | ラ | リ | ル | レ | 口 | ワ | ヲ | ン |

Table 16 A00 Standard Half－size Font Pattern（ROM Bank 1 （ROM＝1）

|  | Lower | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM | Upper |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\wedge$ | － | ： | ； |  |  |
| 0 | 1 | － | ァ | 1 | ゥ | 工 | 才 | 力 | キ | ク | ヶ | $コ$ | サ | シ | ス | セ | ソ |
| 0 | 2 | space | タ | チ | ッ | テ | ト | ナ | 二 | ヌ | ネ | $ノ$ | ハ | ヒ | フ | ヘ | ホ |
| 0 | 3 | マ | ミ | ム | $x$ | モ | ャ | ユ | ヨ | ラ | リ | ル | レ | 口 | $ワ$ | ヲ | ン |
| 0 | 4 | ＊ | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 |
| 0 | 5 | P | Q | R | S | T | U | V | W | X | Y | Z | ッ | ャ | ュ | ョ | $\square$ |
| 0 | 6 | \＃ | a | b | c | d | e | f | g | h | i | j | k | 1 | m | n | 0 |
| 0 | 7 | p | 9 | r | s | t | $u$ | v | w | x | y | z | ＊ | － | ＠ | ！ | ？ |

## HD66732 CGROM Character Pattern Write

## 1. When Using Two 1-M EPROMs (for Full Size) + One 32-k EPROM (for Half Size)

### 1.1 Full-size Character (Level-1 Kanji Set, Non-Kanji) (FCGROM-1)

- $11 \times 12$ dots, up to 4064 types (not including 32 types of CGRAM (character code: 0000 to 001 F ))
- EPROM: HN27C101G/AG x one
- Divide the character pattern into six left-half dots $(\mathrm{A} 16=0)$ and five right-half dots $(\mathrm{A} 16=1)$
- EPROM addresses A16 to A 0 designate the "left/right distinction bit + full-size character code (C11 to $\mathrm{C} 0)+$ line position" (Not using C12 of a full-size character code)
- Write " 0 " into $\mathrm{I} / 0$ s 7 and 6 of the left-half character pattern (A16 $=0$ )
- Write " 0 " into I/0s 7, 6 and 5 of the right-half character pattern (A16 = 1)
- When A3, A2, A1, or A0 = $\$ \mathrm{C}$ to $\$ \mathrm{~F}$ (1100 to 1111), write " 0 " into I/Os 7 to 0
- Write " 0 " into $\$ 0$ to $\$ 1 \mathrm{FF}$ and $\$ 10000$ to $\$ 101 \mathrm{FF}$ (corresponding to the CGRAM character codes 0000 to 001 F ) (The data of $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored)

Table 17 FCGROM-1 Write (1)


Note: For character codes ( C 12 to C 0 ), 0000 to 001F are used as CGRAM codes, and EPROM addresses $\$ 0$ to $\$ 1 \mathrm{FF}$ and the data of $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored.

### 1.2 Full-size Character (Level-2 Kanji Set) (FCGROM-2)

[the same as a Full-size Character (Level-1 Kanji Set, Non-Kanji) (FCGROM-1)]

- $11 \times 12$ dots, up to 4064 types (not including 32 types of CGRAM (character code: 1000 to 101 F ))
- EPROM: HN27C101G/AG x one
- Divide the character pattern into six left-half dots $(\mathrm{A} 16=0)$ and five right-half dots (A16 = 1)
- EPROM addresses A16 to A 0 designate the "left/right distinction bit + full-size character code (C11 to $\mathrm{C} 0)+$ line position" (Not using C12 of a full-size character code)
- Write " 0 " into $\mathrm{I} / 0 \mathrm{~s} 7$ and 6 of the left-half character pattern (A16 $=0$ )
- Write " 0 " into I/0s 7, 6 and 5 of the right-half character pattern (A16 = 1)
- When A3, A2, A1, or A0 = $\$ \mathrm{C}$ to $\$ \mathrm{~F}$ (1100 to 1111), write " 0 " into I/Os 7 to 0
- Write " 0 " into $\$ 0$ to $\$ 1 \mathrm{FF}$ and $\$ 10000$ to $\$ 101 \mathrm{FF}$ (corresponding to the CGRAM character codes 1000 to 101 F ) (The data of $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored)

Table 18 FCGROM-2 Write (1)


Note: For character codes (C12 to C0), 1000 to 101F are used as CGRAM codes, and EPROM addresses $\$ 0$ to $\$ 1 \mathrm{FF}$ and the data of $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored.

### 1.3 Half-size Character (HCGROM)

- $6 \times 12$ dots, up to 256 types ( 128 types x 2 banks)
- EPROM: an EPROM with 512 bytes or more capacity, such as the HN27C256AG
- EPROM addresses A11 to A0 designate the "half-size CGROM bank bit (bk) + half-size character code (C6 to C 0 ) + line position"
- Write " 0 " into the rightmost bit as a character space (I/O $0=0$ )
- Write " 0 " into I/Os 7 and 6
- When A3, A2, A1, or A0 = $\$$ C to $\$$ F (1100 to 1111), write " 0 " into I/Os 7 to 0


## Table 19 HCGROM Write



## * Relationship between HD66732 Full-size Character Codes and JIS Codes

Table 20 Full-size Character Codes and JIS Codes


- JIS Codes

- Character Codes for CGRAM (40 characters)
- 0000 to 0009
- 0010 to 0019
- 1000 to 1009
- 1010 to 1019
(Codes for 24 remaining characters are reserved.)



## 2. When Using One 4-M EPROM

### 2.1 Full-size Character (Level-1 Kanji Set, Non-Kanji) (FCGROM-1)

- $11 \times 12$ dots, up to 4064 types (not including 32 types of CGRAM (character code: 0000 to 001 F ))
- EPROM: HN27C4001G x one (address: $\$ 0$ to $\$ 1$ FFFF)
- Divide character pattern into six left-half dots $(\mathrm{A} 16=0)$ and five right-half dots $(\mathrm{A} 16=1)$
- EPROM addresses A18 to A 0 designate the " $0+$ full-size character code $(\mathrm{C} 12)+$ left/right distinction bit + full-size character code ( C 11 to C 0 ) + line position" ( C 12 of the full-size character code is used as an EPROM address A17)
- Write " 0 " into $\mathrm{I} / 0 \mathrm{~s} 7$ and 6 of the left-half character pattern (A16 $=0$ )
- Write " 0 " into I/0s 7, 6 and 5 of the right-half character pattern (A16 = 1)
- When A3, A2, A1, or A0 $=\$ \mathrm{C}$ to $\$ \mathrm{~F}(1100$ to 1111 ), write " 0 " into I/Os 7 to 0
- Write " 0 " into $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ (corresponding to the CGRAM character codes 0000 to 001 F ) (The data of $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored)

Table 21 FCGROM-1 Write (2)


Note: For character codes (C12 to C0), 0000 to 001F are used as CGRAM codes, and EPROM addresses $\$ 0$ to $\$ 1 F F$ and the data of $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored.

### 2.2 Full-size Character (Level-2 Kanji Set) (FCGROM-2)

- $11 \times 12$ dots, up to 4064 types (not including 32 types of CGRAM (character code: 1000 to 101 F ))
- EPROM: HN27C4001G x one (address: $\$ 20000$ to $\$ 3$ FFFF)
- Divide character pattern into six left-half dots $(\mathrm{A} 16=0)$ and five right-half dots $(\mathrm{A} 16=1)$
- EPROM addresses A18 to A 0 designate the " $0+$ full-size character code $(\mathrm{C} 12)+$ left/right distinction bit + full-size character code ( C 11 to C 0 ) + line position" (C12 of the full-size character code is used as EPROM address A17)
- Write " 0 " into I/0s 7 and 6 of the left-half character pattern (A16 $=0$ )
- Write " 0 " into I/0s 7, 6 and 5 of the right-half character pattern (A16 = 1)
- When A3, A2, A1, or A0 = $\$ \mathrm{C}$ to $\$ \mathrm{~F}$ (1100 to 1111), write " 0 " into I/Os 7 to 0
- Write " 0 " into $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ (corresponding to the CGRAM character codes 1000 to 101 F ) (The data of $\$ 0$ to $\$ 1 \mathrm{FF}$, and $\$ 10000$ to $\$ 101 \mathrm{FF}$ are ignored)

Table 22 FCGROM-2 Write (2)


Note: For character codes (C12 to C0), 1000 to 101F are used as CGRAM codes, and EPROM addresses $\$ 20000$ to $\$ 201 F F$ and the data of $\$ 30000$ to $\$ 301 F F$ are ignored.

### 2.3 Half-size Character (HCGROM)

- $6 \times 12$ dots, up to 256 types ( 128 types x 2 banks)
- EPROM: HN27C4001G x one (address: $\$ 40000$ to $\$ 40$ FFF)
- EPROM addresses A18 to A0 designate the "\$40 + half-size CGROM bank bit (bk) + half-size character code ( C 6 to C 0 ) + line position"
- Write " 0 " into the rightmost bit as a character space ( $\mathrm{I} / \mathrm{O} 0=0$ )
- Write " 0 " into I/Os 7 and 6
- When A3, A2, A1, or A0 = $\$ \mathrm{C}$ to $\$ \mathrm{~F}$ (1100 to 1111), write " 0 " into I/Os 7 to 0


## Table 23 HCGROM Write (2)



Table 24 4-M EPROM Address


## Instruction Registers

## Outline

The HD66732 consists of the following five types of register:

- Index register (IR): Selects control registers, RAM addresses, or data registers
- Status register (SR): Reads the internal state or key scan data
- Control registers (R0-RC): Set the display control or key scan control
- RAM address registers (RD and RE): Select RAMs and set RAM addresses
- RAM data register (RF): Receives the write and read data for the RAM

Normally, instructions that transfer display data are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD66732 RAM addresses after each data write can reduce the MPU program load.

Because instructions other than the clear-display instruction are executed in 0 cycles, instructions can be written in succession.

While the clear-display instruction is being executed for internal operation, or during reset, no instruction other than the SR read instruction can be executed.

## Instruction Descriptions

## Index Register (IR)

The index register designates control registers ( R 0 to RC ), RAM address registers ( RD and RE ), and RAM data register (RF). The register index value must be set between addresses 0000 to 1110 .


Figure 3 Index Register Instruction

## Status Register (SR)

The status register reads the busy flag (BF), LCD-driven display lines (NF1/0), and display raster-rows (LF3 to LF0).

In a serial interface, the SR reads the key scan data in key scan registers SCAN0 to SCAN3. After the start byte has been transferred, the SR starts reading from SCAN0, then SCAN1, SCAN2, and SCAN3. After SCAN3 has been read, SCAN0 is read again. For details, see the Key Scan Control section.


Figure 4 Status Register Instruction
Table 25 Display Line Position

| NF1 | NF0 | Display Line Position |
| :--- | :--- | :--- |
| 0 | 0 | Displaying the 1st line |
| 0 | 1 | Displaying the 2nd line |
| 1 | 0 | Displaying the 3rd line |
| 1 | 1 | Displaying the 4th line |

## HITACHI

## Table 26 Display Raster-row Position

| LF3 | LF2 | LF1 | LF0 | Display Raster-row Position |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Displaying the 1st raster-row |
| 0 | 0 | 0 | 1 | Displaying the 2nd raster-row |
| 0 | 0 | 1 | 0 | Displaying the 3ed raster-row |
| 0 | 0 | 1 | 1 | Displaying the 4th raster-row |
| 0 | 1 | 0 | 0 | Displaying the 5th raster-row |
| 0 | 1 | 0 | 1 | Displaying the 6th raster-row |
|  | $\bullet$ |  |  | $\bullet$ |
|  | $\bullet$ |  |  | $\bullet$ |
| 1 | 0 | 1 | 1 | Displaying the 12th raster-row |
| 1 | 1 | 0 | 0 | Displaying the 13th raster-row |

## Clear Display (R0)

The clear display instruction writes half-size space code A0H (half-size HCROM for character code A0H must be a blank pattern) into all DDRAM addresses. It then sets DDRAM address 0 into the address counter (AC). It also sets I/D to 1 (increment mode) in the entry mode set instruction. Since the execution time of this instruction needs 85 clock cycles, do not transfer the next instruction during this time.

| R/W |  |  |  |  |  |  |  |  | RS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| 0 | 1 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

Figure 5 Clear Display Instruction

## Start Oscillation (R1)

The start oscillation instruction restarts the oscillator from the halt state in the standby mode. After issuing this instruction, wait at least 10 ms for oscillation to stabilize before issuing the next instruction. (See the Standby Mode section.)


Figure 6 Start Oscillation Instruction

## HD66732

## Driver Output Control (R2)

NL2-0: Specify the display lines. Display lines change the liquid crystal display drive duty ratio. DDRAM address mapping does not depend on the number of display lines.

CEN: Switches the COM1 output start position. When CEN = 1, it shifts COM1 by one line (13 rasterrows) and outputs COM1 from the center of the screen (the second line). For details, see the Partial-display-on Function section.

CMS: Selects the output shift direction of a common driver. When CMS = " 0 ", COM1/52 shifts to COM1, and COM52/1 to COM52. When CMS $=" 1 "$, COM1/52 shifts to COM52, and COM52/1 to COM1. Output position of a common driver shifts depending on the CEN bit setting. For details, see the Display On/Off Control section.

SGS: Selects the output shift direction of a segment driver. When SGS $=$ " 0 ", SEG1/120 shifts to SEG1, and SEG120/1 to SEG120. When SGS = "1", SEG1/120 shifts SEG120, and SEG120/1 to SEG1.

| R/W |  |  |  |  |  |  |  |  | RS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R2: | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |
| 0 | 1 | $\mathbf{0}$ | NL2 | NL1 | NL0 | $\mathbf{0}$ | CEN | CMS | SGS |

Figure 7 Driver Output Control Instruction
Table 27 NL Bits and Display Lines

| NL2 | NL1 | NL0 | Display Lines | Liquid Crystal Display <br> Drive Duty Ratio | Common Driver Used |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Segment display | 1/2 Duty | COMS1, COMS2 |
| 0 | 0 | 1 | One character line <br> + segment display | 1/15 Duty | COM1-13, COMS1, COMS2 |
| 0 | 1 | 0 | Two character lines <br> + segment display | $1 / 28$ Duty | COM1-26, COMS1, COMS2 |
| 0 | 1 | 1 | Three character lines <br> + segment display | 1/41 Duty | COM1-39, COMS1, COMS2 |
| 1 | 0 | 0 | Four character lines <br> + segment display | 1/54 Duty | COM1-52, COMS1, COMS2 |

## HITACHI

## LCD Driving Wave (R3)

B/C: Specifies the LCD alternating method. When $\mathrm{B} / \mathrm{C}=" 0$ ", a B-pattern waveform is generated and alternates in every frame. When $\mathrm{B} / \mathrm{C}=" 1$ ", a C -pattern waveform is generated and alternates ( n -raster-row reversed AC drive) in each raster-row specified by NW4-NW0. For details, see the n-raster-row Reversed AC Drive section.

EOR: When the C-pattern waveform is set and EOR $=" 1$ ", the odd/even frame-select signals and the n -raster-row reversed signals are EORed for alternating drive. EOR is used when the LCD is not alternated by combining the set values of the LCD drive duty ratio and n raster-row.

NW4-0: Specify the number of raster-rows $n$ that will alternate at the C-pattern waveform setting. NW4NW0 alternate in every $\mathrm{n}+1$ raster-row, and the first to the 32 nd raster-row can be selected.


Figure 8 LCD Driving Wave Instruction

## LCD Driving Control (R4)

BS2-0: Set the LCD drive bias values in the range of $1 / 2$ to $1 / 8$ bias. The LCD drive bias value can be selected according to the LCD drive duty and LCD drive voltage. For details, see the LCD Drive Bias Selector section.

CT4-CT0: Control the LCD drive voltage (potential difference between V1 and GND) to adjust contrast. A 32-step adjustment is possible. For details, see the Contrast Adjuster section.

| R/W |  |  |  |  |  |  |  |  | RS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R4: | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |
| 0 | 1 | BS2 | BS1 | BS0 | CT4 | CT3 | CT2 | CT1 | CT0 |

Figure 9 LCD Driving Control Instruction


Figure 10 Contrast Adjuster
Table 28 BS Bits and LCD Drive Bias Value

| BS2 | BS1 | BSO | Liquid Crystal Display Drive Bias Value |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1/8 bias drive |
| 0 | 0 | 1 | 1/7 bias drive |
| 0 | 1 | 0 | 1/6 bias drive |
| 0 | 1 | 1 | 1/5.5 bias drive |
| 1 | 0 | 0 | $1 / 5$ bias drive |
| 1 | 0 | 1 | 1/4.5 bias drive |
| 1 | 1 | 0 | 1/4 bias drive |
| 1 | 1 | 1 | 1/2 bias drive |

Table 29 CT Bits and Variable Resistor Value of Contrast Adjuster

| CT Set Value |  |  |  |  | Variable <br> Resistor (VR) | CT Set Value |  |  |  |  | Variable <br> Resistor (VR) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CT4 | CT3 | CT2 | CT1 | Сто |  | CT4 | CT3 | CT2 | CT1 | Сто |  |
| 0 | 0 | 0 | 0 | 0 | $3.2 \times \mathrm{R}$ | 1 | 0 | 0 | 0 | 0 | $1.6 \times \mathrm{R}$ |
| 0 | 0 | 0 | 0 | 1 | $3.1 \times \mathrm{R}$ | 1 | 0 | 0 | 0 | 1 | $1.5 \times \mathrm{R}$ |
| 0 | 0 | 0 | 1 | 0 | $3.0 \times \mathrm{R}$ | 1 | 0 | 0 | 1 | 0 | $1.4 \times \mathrm{R}$ |
| 0 | 0 | 0 | 1 | 1 | $2.9 \times \mathrm{R}$ | 1 | 0 | 0 | 1 | 1 | $1.3 \times \mathrm{R}$ |
| 0 | 0 | 1 | 0 | 0 | $2.8 \times \mathrm{R}$ | 1 | 0 | 1 | 0 | 0 | $1.2 \times \mathrm{R}$ |
| 0 | 0 | 1 | 0 | 1 | $2.7 \times \mathrm{R}$ | 1 | 0 | 1 | 0 | 1 | $1.1 \times \mathrm{R}$ |
| 0 | 0 | 1 | 1 | 0 | $2.6 \times \mathrm{R}$ | 1 | 0 | 1 | 1 | 0 | $1.0 \times \mathrm{R}$ |
| 0 | 0 | 1 | 1 | 1 | $2.5 \times \mathrm{R}$ | 1 | 0 | 1 | 1 | 1 | $0.9 \times \mathrm{R}$ |
| 0 | 1 | 0 | 0 | 0 | $2.4 \times \mathrm{R}$ | 1 | 1 | 0 | 0 | 0 | $0.8 \times \mathrm{R}$ |
| 0 | 1 | 0 | 0 | 1 | $2.3 \times \mathrm{R}$ | 1 | 1 | 0 | 0 | 1 | $0.7 \times \mathrm{R}$ |
| 0 | 1 | 0 | 1 | 0 | $2.2 \times \mathrm{R}$ | 1 | 1 | 0 | 1 | 0 | $0.6 \times \mathrm{R}$ |
| 0 | 1 | 0 | 1 | 1 | $2.1 \times \mathrm{R}$ | 1 | 1 | 0 | 1 | 1 | $0.5 \times \mathrm{R}$ |
| 0 | 1 | 1 | 0 | 0 | $2.0 \times \mathrm{R}$ | 1 | 1 | 1 | 0 | 0 | $0.4 \times \mathrm{R}$ |
| 0 | 1 | 1 | 0 | 1 | $1.9 \times \mathrm{R}$ | 1 | 1 | 1 | 0 | 1 | $0.3 \times \mathrm{R}$ |
| 0 | 1 | 1 | 1 | 0 | $1.8 \times \mathrm{R}$ | 1 | 1 | 1 | 1 | 0 | $0.2 \times \mathrm{R}$ |
| 0 | 1 | 1 | 1 | 1 | $1.7 \times \mathrm{R}$ | 1 | 1 | 1 | 1 | 1 | $0.1 \times \mathrm{R}$ |

## Power Control (R5)

AMP: When AMP = 1, each voltage follower for V1 to V5 pins and the booster are turned on. When AMP $=0$, current consumption can be reduced while the display is not being used.

BT1-0: Switch the output of V5OUT between single, double, triple, and quadruple boost. The LCD drive voltage level can be selected according to its drive duty ratio and bias. A lower amplification of the booster consumes less current. When BT1/0 = " 00 ", a single boost is output. When BT $1 / 0=" 01$ ", a double boost is output. When $\mathrm{BT} 1 / 0=" 10 "$, a triple boost is output. When $\mathrm{BT} 1 / 0=" 11$ ", a quadruple boost is output.

SLP: When SLP = 1, the HD66732 enters the sleep mode, where the internal operations are halted except for the key scan function and the R-C oscillator, thus reducing current consumption. For details, see the Sleep Mode section. Only the following instructions can be executed during the sleep mode.
a. Key scan data read
b. Key scan control (IRE, KF1/0 bit)
c. Power control (AMP, SLP, and STB bits)
d. Port control (PT2-0 bits)

During the sleep mode, the other RAM data and instructions cannot be updated although they are retained.

## HD66732

STB: When STB $=1$, the HD66732 enters the standby mode, where display operation and key scan completely stops, halting all the internal operations including the internal R-C oscillator. Further, no external clock pulses are supplied. This setting can be used as the system wake-up, because an interrupt is generated when a specific key is pressed. For details, see the Standby Mode section.

Only the following instructions can be executed during the standby mode.
a. Standby mode cancel $(\mathrm{STB}=0)$
b. Voltage follower circuit on/off $(\mathrm{AMP}=1 / 0)$
c. Start oscillation
d. Key scan interrupt generation enabled/disabled (IRE = 1/0)
e. Port control (PT2-0 bits)

During the standby mode, the other RAM data and instructions may be lost. To prevent this, they must be set again after the standby mode is canceled.


Figure 11 Power Control Instruction

## Key Scan Control (R6)

PT2-0: Control the output level of a port output pin (PORT2-PORT0). When PT0 $=0$, the PORT0 pin outputs the GND level, and when PT0 = 1, it outputs the VCC level. Similarly, PT1 and PT2 bits control PORT1 and PORT2 output levels respectively.

KSB: When KSB $=" 1 "$, the mode enters key standby and the key scan is stopped. In this case, key scan interrupts can be generated as well as in the standby mode. When $\mathrm{KSB}=" 0$ ", the keys are scanned normally.

IRE: When IRE = 1, it permits interrupts when a key is pressed. This causes interrupts to occur in the standby period when the oscillator clock is halted, as well as key scan interrupts during normal operation, allowing system wake-up.

KF1-0: Set the key scan cycle. The following table shows the key scan pulse width and key scan cycle used when the oscillation frequency (fosc) is 60 kHz , which depend on the oscillation frequency. For details, see the Key Scan Control section.


Figure 12 Key Scan Control Instruction

## Table 30 KF Bits and Key Scan Cycle

| KF1 | KF0 | Key Scan Pulse Width | Key Scan Cycle |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0.25 ms | $1.1 \mathrm{~ms} \mathrm{(64} \mathrm{clock} \mathrm{cycles)}$ |
| 0 | 1 | 0.5 ms | $2.1 \mathrm{~ms} \mathrm{(128} \mathrm{clock} \mathrm{cycles} \mathrm{)}$ |
| 1 | 0 | 1.1 ms | 4.3 ms (256 clock cycles) |
| 1 | 1 | 2.1 ms | 8.5 ms (512 clock cycles) |

Note: The data is a value obtained when the oscillation frequency (fosc) is 60 kHz . The value depends on the oscillation frequency.

## Entry Mode (R7)

REV: When REV = " 1 ", the REV displays all character and graphics display sections except for the segment display section with black-white reversal. For details, see the Reversed Display Function section.

SPR: When SPR $=" 1 "$, the SPR displays combined character and graphics display screens (the superimposed display mode). In this case, user fonts using the CGRAM in the character display mode cannot be displayed. For details, see the Super-imposed Display Function section.

GR: Activates the character mode when GR = " 0 ". Displays the font pattern on the CGROM or CGRAM according to the character code written in the DDRAM. Activates the graphics mode when GR $=1$. Displays a given pattern according to the bit map data written in the CGRAM. In this case, data in the DDRAM is not used for display. Segment pattern display set to the SEGRAM is enabled both in the character mode and graphics mode. For details, see the Character Display Functions and Graphics Display Functions section.

RDM: When RDM = " 0 ", the RDM increments or decrements the address counter value according to the I/D bit setting after reading the data from the DDRAM/CGRAM/SEGRAM. When RDM $=11$ ", the address counter is not updated after the data has been read from the RAM. The address counter is used when the RAM data is read, modified, and written. Since the first read data is invalid, the read must be done twice. After writing to the RAM, the address counter value must be incremented or decremented.

I/D: Increments $(\mathrm{I} / \mathrm{D}=1)$ or decrements $(\mathrm{I} / \mathrm{D}=0)$ the DDRAM address by 1 when a character code is written into or read from DDRAM. The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1 . The same applies to the writing and reading of CGRAM and SEGRAM.


Figure 13 Entry Mode Set Instruction


Figure 14 Read, Modify, and Write Sequences in Bus Interface Mode

## Cursor Control (R8)

CH: Executes the cursor home instruction and sets DDRAM address 0 into the address counter (AC). The DDRAM contents do not change. The cursor or blinking goes to the top left of the display.
$\mathbf{L C}$ : When $\mathrm{LC}=1$, a cursor attribute is assigned to the line that contains the address counter (AC) value. Cursor mode can be selected with the B/W, C, and B bits. For details, see the Line-cursor Display section.
$\mathbf{B} / \mathbf{W}$ : When $\mathrm{B} / \mathrm{W}=1$ and $\mathrm{LC}=1$, the character at the cursor position is cyclically (every 32 frames) blinkdisplayed with black-white reversal.

When $\mathrm{B} / \mathrm{W}=1$ and $\mathrm{LC}=1$, all characters including the cursor on the display line appear with black-white reversal. The characters do not blink. For details, see the Line-cursor Display section.

C: The cursor is displayed on the 13 th raster-row when $\mathrm{C}=1$. The 13 -dot cursor is ORed with the character pattern and displayed on the 13th raster-row.

B: The character indicated by the cursor blinks when $\mathrm{B}=1$. The blinking is displayed as switching between all black dots and displayed characters every 32 frames. The cursor and blinking can be set to display simultaneously. When $L C=1$, setting $B=1$ alternately displays all white dots and character pattern in a line unit.


Figure 15 Cursor Control Instruction


Figure 16 Cursor Control Examples

## Display Control (R9)

DC: Character/graphics display is on when $\mathrm{DC}=1$ and off when $\mathrm{DC}=0$. When off, the display data remains in the DDRAM and CGRAM, and can be displayed instantly by setting $\mathrm{D}=1$.

DS: Icon mark segments are on when $\mathrm{DS}=1$ and off when $\mathrm{DS}=0$. When off, the display data remains in the SEGRAM, and can be displayed again instantly by setting $\mathrm{DS}=1$. When $\mathrm{DC}=\mathrm{DS}=0$ and all displays are off, all LCD driver outputs are set to the GND level and the display is off. Because of this, the HD66732 can control charging current for the LCD with AC driving.

NC1-0: Sets the number of display characters per line.


Figure 17 Display Control Instruction
Table 31 NC Bits and Display Characters

| NC1 | NCO | Number of Display Characters | Segment Driver Used |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 6 | SEG1-SEG72 |
| 0 | 1 | 8 | SEG1-SEG96 |
| 1 | 0 | 10 | SEG1-SEG120 |
| 1 | 1 | Inhibited | - |

## Scroll Control (RA)

SN1-0: Specify the display start line output from COM1. The data is displayed sequentially from the first line to the fourth line then repeated from the first line.

SL3-0: Select the top raster-row to be displayed (display-start raster-row) in the display-start lines specified by SN1 to SN0. Any raster-row from the first to fourth can be selected. This function is used to achieve raster-row-unit vertical smooth scrolling together with SN1 to SN0. For details, see the Vertical Smooth Scroll section.


Figure 18 Scroll Control Instruction
Table 32 SN Bits and Display-start Lines

| SN1 | SNO | Display-start Line |
| :--- | :--- | :--- |
| 0 | 0 | 1st line |
| 0 | 1 | 2nd line |
| 1 | 0 | 3rd line |
| 1 | 1 | 4th line |

Table 33 SL Bits and Display-start Raster-row

| SL3 | SL2 | SL1 | SL0 | Display-start Raster-row |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1st raster-row |  |
| 0 | 0 | 0 | 1 | 2nd raster-row |  |
| 0 | 0 | 1 | 0 | 3rd raster-row |  |
| 0 | 0 | 1 | 1 | 4th raster-row |  |
| 0 | 1 | 0 | 0 | 5th raster-row |  |
|  |  | $\bullet$ |  |  | $\bullet$ |
|  |  | $\bullet$ |  |  | $\bullet$ |
| 1 | 1 | 0 | 0 | 13th raster-row |  |

## Half-size ROM (HCGROM) Select (RB)

RL4-1: Switch the memory bank of the half-size HCGROM for the specified display line. Bank 0 and bank 2 of the HCGROM each incorporate 128 fonts, and display 256 fonts in total. The RL1-RL4 bits select HCGROM bank $0 / 1$ for the display-line unit. When RL1 = " 0 ", the first line selects bank 0 . When RL1 $=" 1 "$, the first line selects bank 1. The RL2, RL3, and RL4 bits select the second- to fourth-line memory banks, respectively.


Figure 19 HCGROM Select Instruction

## Half-size ROM (HCGROM) Display Attribute (RC)

A11/10: Designate the display attributes of all half-size HCGROM fonts displayed in the first line.
A21/20: Designate the display attributes of all half-size HCGROM fonts displayed in the second line.
A31/30: Designate the display attributes of all half-size HCGROM fonts displayed in the third line.
A41/40: Designate the display attributes of all half-size HCGROM fonts displayed in the fourth line.
For details, see the Display Attribute Designation section. The full-size fonts are specified with the two-bit attribute codes in each character code.

| R/W |  |  |  |  |  |  |  |  | RS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| RC: | DB7 | DB6 |  |  |  |  |  |  |  |
| 0 | 1 | A41 | A40 | A31 | A30 | A21 | A20 | A11 | A10 |

Figure 20 HCGROM Display Attribute Instruction
Table 34 Attributes and Half-size Display State

| A41 | A40 | A31 | A30 | A21 | A20 | A11 | A10 | Half-size Display State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Normal display |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | Black-white reversed display |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Blinking display |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Black-white reversed blinking display |

## RAM Address (RD/RE)

RM1-0: Select DDRAM, CGRAM, and SEGRAM. The selected RAM is accessed with this setting.
AD10-0: Initially set RAM addresses to the address counter (AC). Once the RAM data is written, the AC is automatically updated according to the I/D bit. This allows consecutive writing without resetting addresses. Once the RAM data is read, the AC is automatically updated when RDM $=$ " 0 ", but is not updated when RDM $=" 1 "$. When the read, modify, and write are executed for every one-byte data, set RDM $=" 1 "$. RAM address setting is not allowed in the sleep mode or standby mode.


Figure 21 RAM Address Instruction
Table 35 RM Bits and RAM Selection

| RM1 | RM0 | RAM Selection |
| :--- | :--- | :--- |
| 0 | 0 | DDRAM |
| 0 | 1 | Inhibited |
| 1 | 0 | CGRAM |
| 1 | 1 | SEGRAM |

Table 36 AD Bits and DDRAM Setting

| RM1/0 | AD1-AD0 | DDRAM Setting |
| :--- | :--- | :--- |
| 00 | "000"H-"013"H | Character code on the 1st line |
| 00 | "020"H-"033"H | Character code on the 2nd line |
| 00 | "040"H-"053"H | Character code on the 3rd line |
| 00 | "060"H-"073"H | Character code on the 4th line |


| Table 37 | AD Bits and CGRAM Setting (GR = 0) |  |
| :--- | :--- | :--- |
| RM1/0 | AD9-AD0 | CGRAM (1) Setting in the Character Mode (GR = 0) |
| 10 | "000"H-"077"H | Upper font pattern of CGRAM characters (1) to (10) |
| 10 | "100"H-"177"H | Lower font pattern of CGRAM characters (1) to (10) |
| 10 | "200"H-"277"H | Upper font pattern of CGRAM characters (11) to (20) |
| 10 | "300"H-"377"H | Lower font pattern of CGRAM characters (11) to (20) |
| 10 | "400"H-"477"H | Upper font pattern of CGRAM characters (21) to (30) |
| 10 | "500"H-"577"H | Lower font pattern of CGRAM characters (21) to (30) |


| Table 38 | AD Bits and CGRAM Setting (GR = 1) |  |
| :--- | :--- | :--- |
| RM1/0 | AD10-AD0 | CGRAM Setting in the Graphics Mode (GR = 1) |
| 10 | "000"H-"077"H | Bit map data for COM1 to COM8 |
| 10 | "100"H-"177"H | Bit map data for COM9 to COM16 |
| 10 | "200"H-"277"H | Bit map data for COM17 to COM24 |
| 10 | "300"H-"377"H | Bit map data for COM25 to COM32 |
| 10 | "400"H-"477"H | Bit map data for COM33 to COM40 |
| 10 | "500"H-"577"H | Bit map data for COM41 to COM48 |
| 10 | "600"H-"677"H | Bit map data for COM49 to COM52 |

Table 39 AD Bits and SEGRAM Setting

| RM1/0 | AD10-AD0 | SEGRAM Setting |
| :--- | :--- | :--- |
| 11 | "000"H-"077"H | SEGRAM display data |

## RAM Data (RF)

WD7-0 : Write 8-bit data to the DDRAM and CGRAM, and lower 2-bit data to the SEGRAM. The DDRAM/CGRAM/SEGRAM is selected by the previous specification of the RM $1 / 0$ bit. After a write, the address is automatically incremented or decremented by 1 according to the I/D bit setting in the entry mode set instruction. During the sleep and standby modes, the DDRAM, CGRAM, or SEGRAM cannot be accessed.

RD7-0 : Read 8-bit data from the DDRAM, CGRAM or SEGRAM. The DDRAM, CGRAM, or SEGRAM is selected by the previous specification of the RM 1/0 bit. In the parallel bus interface mode, the first-byte data read will be invalid immediately after the RAM address set, and the consecutive second-byte data will be read normally. In the serial interface mode, two bytes will be invalid immediately after the start byte, and the consecutive third-byte data will be read normally. For details, see the Serial Data Transfer section.

After a RAM read, the address is automatically incremented or decremented by 1 according to the entry mode set instruction. When RDM $=" 1$ ", the address is not updated.


Figure 22 RAM Data Instruction


Figure 23 RAM Read Sequence

## Table 40 Instruction Register List

|  | Index | Register | Code |  |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | (Hex) | Name | R/W | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| IR | - | Index | 0 | 0 | - | - | - | - | ID3 | ID2 | ID1 |  | Sets the register number of the instruction register to be accessed. ID = 0000: R0- 1111: RF | 0 |
| SR | - | Status | 1 | 0 | BF | NF1 | NFO | - | LF3 | LF2 | LF1 |  | Reads the busy flag (BF), display line position (NF1/0), and display rasterrow position (NL3NLO) in the bus interface mode. | 0 |
|  |  |  | 1 | 0 |  |  |  |  | SD |  |  |  | Reads the key scan data (KSD) in the serial interface mode. | 0 |
| R0 | 0 | Clear display | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears display and sets address 0 into the address counter. | 85* |
| R1 | 1 | Start oscillation | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Starts oscillation during the standby mode. | - |
| R2 | 2 | Driver output control |  | 1 | 0 | NL2 | NL1 | NLO | 0 | CEN | CMS | SGS | Sets the number of display lines (NL20 ), centering (CEN), common driver shift direction (CMS), and segment driver shift direction (SGS). | 0 |
| R3 | 3 | LCD drive waveform | 0 | 1 | B/C | EOR | 0 | NW4 | NW3 | NW2 | NW1 | NW0 | Selects the LCD drive waveform (B/C), specifies the EOR output (EOR), and the number of $n$ raster-rows (NW40 ). | 0 |
| R4 | 4 | LCD drive control | 0 | 1 | BS2 | BS1 | BSO | CT4 | CT3 | CT2 | CT1 | CTO | Sets the LCD drive bias (BS2-0) and contrast adjustment (CT4-0). | 0 |
| R5 | 5 | Power control | 0 | 1 | AMP | 0 | BT1 | BTO | 0 | 0 | SLP | STB | Turns on the LCD power supply (AMP), and sets the boosting output ratio (BT1/0), sleep mode (SLP), and standby mode (STB). | 0 |

Table 40 Instruction Register List (cont)

|  | Index |  | Code |  |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | (Hex) | Name | R/W | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| R6 | 6 | Key scan control | 0 | 1 | 0 | PT2 | PT1 | PT0 | KSB | IRE | KF1 | KF0 | Sets the port output control (PT2-0), key standby mode (KSB), key scan interrupt (IRE), and key scan cycle (KF1/0). |  |
| R7 | 7 | Entry mode | 0 | 1 | 0 | 0 | 0 | REV | SPR | GR | RDM | I/D | Sets the blackwhite reversal (REV), superimposed display (SPR), graphics mode (GR), read/modify/write (RDM), and address counter update direction after RAM access (I/D). | 0 |
| R8 | 8 | Cursor control | 0 | 1 | 0 | 0 | 0 | CH | LC | B/W | C | B | Sets cursor home (CH), raster-row cursor (LC), blackwhite reversed cursor (B/W), 13th raster-row cursor (C), and blinking cursor (B). | 0 |
| R9 | 9 | Display control | 0 | 1 | 0 | 0 | DC | DS | 0 | 0 | NC1 | NCO | Sets display on (DC), segment display on (DS), and the number of display characters ( $\mathrm{NC} 1 / 0$ ). | 0 |
| RA | A | Scroll control | 0 | 1 | 0 | 0 | SN1 | SNO | SL3 | SL2 | SL1 | SLO | Sets the display start line (SN1/0) and start raster-row (SL3-0). | 0 |
| RB | B | Half-size ROM select | 0 | 1 | 0 | 0 | 0 | 0 | RL4 | RL3 | RL2 | RL1 | Sets the half-size CGROM bank switch (RL1-4) every display line. | 0 |
| RC | C | Half-size display attribute | 0 | 1 | A41 | A40 | A31 | A30 | A21 | A20 | A11 | A10 | Sets the half-size display attributes every display line. | 0 |
| RD | D | RAM address set (upper) | 0 | 1 | RM1 | RM0 | 0 | 0 | 0 | AD10 | 0-8 (up | per) | Initially sets the RAM select (RM1/0) and upper three bits of the RAM address (AD10-8). | 0 |

Table 40 Instruction Register List (cont)

|  | $\begin{aligned} & \text { Index } \\ & \text { (Hex) } \end{aligned}$ | Register Name | Code |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R/W | RS | DB7 DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| RE | E | RAM <br> address set (lower) | 0 | 1 | AD7-0 (low |  |  |  |  |  |  | Initially sets the lower eight bits of the RAM address (AD7-0). | 0 |
| RF | F | RAM data | 0 | 1 | Write data |  |  |  |  |  |  | Writes or reads the data to or from the | 0 |
|  |  |  | 1 | 1 | Read data |  |  |  |  |  |  | DDRAM, CGRAM, or SEGRAM. |  |

Note: The execution time depends on the supplied clock frequency or the internal oscillation frequency.

Bit definition:
$\mathrm{BF}=1$ : Internal processing
NF1/0: Display read line positions
LF3-0: Display read raster-row positions
NL2-0: Display line setting (000: Segment only, 001: One line, 010: Two lines, 011: Three lines, 100: Four lines)
CEN $=1$ : Display position shift to the center of the screen
CMS = 0: COM1/52 => COM1
SGS = 0: SEG1/120 => SEG1
$B / C=0$ : B-pattern waveform drive
$B / C=1$ : $C$-pattern waveform drive
$\mathrm{EOR}=1$ : EOR alternating drive at C-pattern waveform
NW4-0: Reversed number of n raster-rows at C -pattern waveform drive (alternating with the set value + one raster-row)
BS2-0: LCD drive bias select
CT4-0: Contrast adjustment
AMP = 1: Operating amplifier/booster on
BT1/0: Boost output ratio (00: Single, 01: Double, 10: Triple, 11: Quadruple)
SLP = 1: Sleep mode
STB $=1$ : Standby mode
PT2-0: Port output control (PT2 = 1: PORT2 = Vcc, PT1 = 1: PORT1 = Vcc, PT0 = 1: PORT0 = Vcc)
$K S B=1$ : Key standby mode (key scan stop)
IRE = 1: Key scan interrupt generation enabled
KF1/0: Key scan cycle set
REV = 1: Black-white reversed display, but excluding the segment display
SPR = 1: Super-imposed display of the character and graphics
$\mathrm{GR}=0$ : Character display mode
$\mathrm{GR}=1$ : Graphics display mode
RDM $=0$ : Automatically update the address counter after reading
RDM $=1$ : Do not automatically update the address counter after reading
I/D = 1: Address counter increment
I/D $=0$ : Address counter decrement
$\mathrm{CH}=1$ : Cursor home
LC = 1: Raster-row cursor
B/W = 1: Black-white reversed cursor
$\mathrm{C}=1$ : 13th raster-row cursor
$B=1$ : Blinking cursor
$D C=1$ : Character/graphics display on
DS = 1: Segment display on
NC1/0: Number of display characters (00: six, 01: eight, 10: 10)
SN1/0: Display-start line specifications (00: 1st line, 01: 2nd line, 10: 3rd line, 11: 4th line)
SL3-0: Scroll-start raster-row specifications (0000: 1st raster-row, 0100: 5th raster-row, 1000: 9th raster-row, 1100: 13th raster row)
RL1-4: Half-size CGROM memory bank selection (RL1: 1st line, RL2: 2nd line, RL3: 3rd line, RL4: 4th line)
A11/10: 1st-line half-size display attribute (00: normal, 01: black-white reversal, 10: blinking, 11: blackwhite reversed blinking)

A21/20: 2nd-line half-size display attribute
A31/30: 3rd-line half-size display attribute
A41/40: 4th-line half-size display attribute
RM1/0: RAM selection (00/01: DDRAM, 10: CGRAM, 11: SEGRAM)
AD10-0: RAM address

## HD66732

## Reset Function

The HD66732 is internally initialized by RESET input. During initialization, the system executes a clear display instruction after reset is canceled. The system executes the other instructions during the reset period. Because the busy flag $(\mathrm{BF})$ indicates a busy state $(\mathrm{BF}=1)$ during the reset period and the clear display instruction is executed following reset cancellation, no instruction or RAM data access from the MPU is accepted. The reset input must be held for at least 1 ms . Any initializing instruction must wait for 200 clock cycles after the reset is canceled so that execution of the clear display instruction can be completed.

## Instruction Set Initialization:

1. Clear display executed (writes half-size space code A0H to DDRAM)
2. Start oscillation executed
3. Driver output control (NL2-0 $=100: 1 / 54$ duty drive, $\mathrm{CEN}=0, \mathrm{SGS}=0, \mathrm{CMS}=0, \mathrm{CEN}=0$ )
4. LCD waveform control ( $\mathrm{B} / \mathrm{C}=0$ : B-pattern waveform, $\mathrm{EOR}=0, \mathrm{NW} 4-0=0000$ )
5. LCD drive control (BS2-0 $=000: 1 / 8$ bias drive, CT4-0 $=00000$ : Weak contrast)
6. Power control $(\mathrm{AMP}=0$ : LCD power off, $\mathrm{BT} 1 / 0=00$ : Single boost, $\mathrm{SLP}=0$ : Sleep mode off, $\mathrm{STB}=$ 0 : Standby mode off)
7. Key scan control $(\mathrm{KSB}=0$ : Key scan, $\mathrm{IRE}=0$ : Key scan interrupt $($ IRQ $)$ generation disabled, $\mathrm{KF} 1 / 0=$ 00: Key scan set to 64 cycles)
8. Port control $(\mathrm{PT} 2 / 1 / 0=000:$ PORT2/1/0 output $=$ GND level $)$
9. Entry mode set $(\mathrm{REV}=0, \mathrm{SPR}=0, \mathrm{GR}=0$ : Character display mode, $\mathrm{RDM}=0, \mathrm{I} / \mathrm{D}=1$ : Increment by 1)
10. Cursor control ( $\mathrm{CH}=0$ : Cursor home, $\mathrm{LC}=0, \mathrm{~B} / \mathrm{W}=0, \mathrm{C}=0, \mathrm{~B}=0$ )
11. Display control ( $\mathrm{DC} / \mathrm{DS}=00$ : Display off, $\mathrm{NC} 1 / 0=00$ : six-character display)
12. Scroll control $(\mathrm{SN} 1 / 0=00, \mathrm{SL} 3 / 2 / 1 / 0=0000$ : First raster-row displayed at the top of the first line)
13. Half-size ROM control (RL4/3/2/1 = 0000: Bank 0 selection)
14. Half-size display attribute $(\mathrm{A} 41 / 40=00, \mathrm{~A} 31 / 30=00, \mathrm{~A} 21 / 20=00, \mathrm{~A} 11 / 10=00$ : Normal half-size display)
15. RAM address $($ RM $1 / 0=00:$ DDRAM selection, $\mathrm{AD} 10-0=000 \mathrm{H})$

## RAM Data Initialization:

1. DDRAM

All addresses are initialized to A0H by the clear-display instruction after the reset is canceled.
2. CGRAM/SEGRAM

This is not automatically initialized by the reset input but must be initialized by software while the display is off $(\mathrm{D}=0)$.

## Output Pin Initialization:

1. LCD driver output pins (SEG/COM): Outputs GND level
2. Booster output pins (VLOUT): Outputs $\mathrm{V}_{\mathrm{CC}}$ level
3. Oscillator output pin (OSC2): Outputs oscillation signal
4. Key strobe pins (KST0 to KST3): Output strobe signals at specified time intervals
5. Key scan interrupt pin (IRQ*): Outputs $\mathrm{V}_{\mathrm{CC}}$ level
6. General output ports (PORT0-PORT2): Output GND level

## Serial Data Transfer

Setting the IM1 and IM2 pins (interface mode pins) to the GND level allows standard clock-synchronized serial data transfer, using the chip select line (CS*), serial data line (SDA), and serial transfer clock line (SCL). For a serial interface, the IM0/ID pin function uses an ID pin.

The HD66732 initiates serial data transfer by transferring the start byte at the falling edge of CS* input. It ends serial data transfer at the rising edge of CS* input.

The HD66732 is selected when the 6-bit chip address in the start byte transferred from the transmitting device matches the 6-bit device identification code assigned to the HD66732. The HD66732, when selected, receives the subsequent data string. The least significant bit of the identification code can be determined by the ID pin. The five upper bits must be 01110. Two different chip addresses must be assigned to a single HD66732 because the seventh bit of the start byte is used as a register select bit (RS): that is, when $\mathrm{RS}=0$, an instruction can be issued or key scan data can be read, and when $\mathrm{RS}=1$, data can be written to or read from RAM. Read or write is selected according to the eighth bit of the start byte (R/W bit) as shown in table 41.

After receiving the start byte, the HD66732 receives or transmits the subsequent data byte-by-byte. The data is transferred with the MSB first. To transfer data consecutively, note that only the clear-display instruction requires 85 clock cycles. Wait after issuing the clear-display instruction.

Two bytes of RAM read data after the start byte are invalid. The HD66732 starts to read correct RAM data from the third byte.

Table 41 Start Byte Format

| Transfer Bit | S | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start byte format | Transfer start | Device ID code |  |  |  |  |  | RS | R/W |
|  |  | 0 | 1 | 1 | 1 | 0 | ID |  |  |

Note: ID bit is selected by the IMO/ID pin.

Table 42 RS and R/W Bit Function

| RS | R/W | Function |
| :--- | :--- | :--- |
| 0 | 0 | Sets index address |
| 0 | 1 | Reads status register |
| 1 | 0 | Writes control register, RAM address, or RAM data |
| 1 | 1 | Reads RAM data |



Figure 24 Clock-synchronized Serial Interface Timing Sequence

## HD66732

## Key Scan Control

The key matrix scanner senses and holds the key states at each rising edge of key strobe signals (KST) that are output by the HD66732. The key strobe signals are output as time-multiplexed signals from KST0 to KST3. After passing through the key matrix, these strobe signals are used to sample the key state of eight inputs KIN0 to KIN7, enabling up to 32 keys to be scanned.

The states of inputs KIN0 to KIN7 are sampled by key strobe signal KST0 and latched into the SCAN0 register. Similarly, the data sampled by strobe signals KST1 to KST3 is latched into the SCAN1 to SCAN3 registers, respectively. Key pressing is stored as 1 in these registers.

The generation cycle and pulse width of the key strobe signals depend on the operating frequency (oscillation frequency) of the HD66732 and the key scan cycle determined by the KF0 and KF1 bits. For example, when the operating frequency is 60 kHz and KF0 and KF1 are both 10 , the generation cycle is 4.3 ms and the pulse width is 1.1 ms . When the operating frequency (oscillation frequency) is changed, the above generation cycle and the pulse width are changed in inverse proportion.

In order to compensate for the mechanical features of the keys, such as chattering and noise and for the key-strobe generation cycle and the pulse width of the HD66732, software should read the scanned data two to three times in succession to obtain valid data. Multiple keypress combinations should also be processed in the software.

Up to three keys can be pressed simultaneously. Note, however, that if the third key is pressed on the intersection between the rows and columns of the first two keys pressed, incorrect data will be sampled. For three-key input, the third key must be on a separate column or row.

Additionally, the HD66732 supports the key standby mode in which only the key scan circuit enters the standby state. When 1 is set to the key standby mode setting bit (KSB), only key scanning is stopped. In this case, as well as in the normal standby mode, the key scan interrupt function can be used. For example, this function is used when only key scanning is stopped to improve the sensitivity of the wave received by a radio system during calling.

The input pins KIN0 to KIN7 are pulled up to $\mathrm{V}_{\mathrm{CC}}$ with internal MOS transistors (see the Electrical Characteristics section). External resistors may also be required to further pull the voltages up when the internal pull-ups are insufficient for the desired noise margins or for a large key matrix.


Figure 25 Key Scan Register Configuration

## Table 43 Key Scan Cycles for Each Operating Frequency

| KF1 | KF0 | Key Scan Pulse Width | Key Scan Cycle |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0.26 ms | $1.1 \mathrm{~ms}(64$ clock cycles $)$ |
| 0 | 1 | 0.5 ms | $2.1 \mathrm{~ms}(128$ clock cycles $)$ |
| 1 | 0 | 1.1 ms | $4.3 \mathrm{~ms}(256$ clock cycles $)$ |
| 1 | 1 | 2.1 ms | $8.5 \mathrm{~ms}(512$ clock cycles $)$ |

Note: The data is a value obtained when the oscillation frequency (fosc) is 60 kHz . The value depends on the oscillation frequency.


Figure 26 Key Strobe Output Timing $($ KF1/0 $=10$, fcp/fosc $=\mathbf{6 0} \mathbf{~ k H z})$


Figure 27 Key Scan Configuration

The key-scanned data can be read by an MPU via a serial interface. First, a start byte should be transferred. After the HD66732 has received the start byte, the MPU reads scan data KSD7 to KSD0 from the SCAN0 register starting from the MSB. Similarly, the MPU reads data from SCAN1, SCAN2 and SCAN3 in that order. After reading SCAN3, the MPU starts at SCAN0 again.

The HD66732 may be read out while it is latching scan data and is thus unstable. Consequently, it should also be reconfirmed with software if required.
a) Scan Data Read Timing through Clock-synchronized Serial Bus Interface

b) Consecutive Scan Data Read Timing


Figure 28 Scan Data Serial Transfer Timing

## Key Scan Interrupt (Wake-up Function)

If the interrupt enable bit (IRE) is set to 1 , the HD66732 sends an interrupt signal to the MPU on detecting that a key has been pressed in the key scan circuit by setting the IRQ* output pin to a low level. An interrupt signal can be generated by pressing any key in a 32-key matrix. The interrupt level continues to be output during the key scan cycle while the key is being pressed.

Normal key scanning is performed and interrupts can occur in the HD66732 sleep mode (SLP = 1). Accordingly, power consumption can be minimized in the sleep mode, by triggering the MPU to read key states via the interrupt which is generated only when the HD66732 detects a key input. For details, see the Sleep Mode section.

On the other hand, normal key scanning stops in the standby mode ( $\mathrm{STB}=1$ ) or in the key standby mode ( $\mathrm{KSB}=1$ ). During this period, the KST0 output is kept low, so the HD66732 can always monitor eight key inputs (KIN0-KIN7) connected to KST0 when RS = GND. Therefore, if any of the eight keys is pressed, an interrupt occurs. When RS $=$ Vcc, all outputs KST0 to KST3 are kept low, so the HD66732 can always monitor 32 key inputs. If any of the 32 keys is pressed, an interrupt occurs. Accordingly, power consumption or noise generation can be further minimized in the standby mode, where the whole system is inactive, by triggering the MPU via the interrupt which is generated only when the HD66732 detects a key input from the above keys. For details, see the Standby Mode section.

The IRQ* output pin is pulled up to the $\mathrm{V}_{\mathrm{CC}}$ with an internal MOS resistor of approximately $50 \mathrm{k} \Omega$. Additional external resistors may be required to obtain stronger pull-ups. Interrupts may occur if noise occurs in KIN0-KIN7 input during key scanning. Interrupts must be inhibited if not needed by setting the interrupt enable bit (IRE) to 0 .


Figure 29 Interrupt Generator


Figure 30 Key Scan Interrupt Processing Flow in Sleep and Standby Modes

## Parallel Data Transfer

## 8-bit Interface

Setting the IM2/1/0 (interface mode) to the GND/Vcc/GND level allows E-clock-synchronized 8-bit parallel data transfer. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/GND level allows 80-system 8bit parallel data transfer. When the number of buses or the mounting area is limited, use a 4 -bit bus interface or serial data transfer.

Using a parallel bus interface disables the key scan function. To prevent this, use a clock-synchronized serial interface.


Figure 31 Interface to 8-bit Microcomputer

## 4-bit Interface

Setting the IM2/1/0 (interface mode) to the GND/Vcc/Vcc level allows E-clock-synchronized 4-bit parallel data transfer using pins DB7/KIN7-DB4/KIN4. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/Vcc level allows 80-system 4-bit parallel data transfer. 8-bit instructions and RAM data are divided into four upper/lower bits and the transfer starts from the upper four bits.

Using a parallel bus interface disables the key scan function. To prevent this, use a clock-synchronized serial interface.

Note: Transfer synchronization function for a 4-bit bus interface
The HD66732 supports the transfer synchronization function which resets the upper/lower counter to count upper/lower 4-bit data transfer in the 4-bit bus interface. Noise causing transfer mismatch between the four upper and lower bits can be corrected by a reset triggered by consecutively writing a 0000 instruction four times. The next transfer starts from the upper four bits. Executing synchronization function periodically can recover any runaway in the display system.


Figure 32 4-bit Transfer Synchronization

## Oscillation Circuit

The HD66732 can either be supplied with operating pulses externally (external clock mode), oscillate using an internal R-C oscillator with an external oscillator-resistor. External oscillator-resistors (Rf) can adjust the oscillating frequency. When the power-supply voltage is minimized, the frequency is lowered. See the Electrical Characteristics Notes section for the relationships between the Rf resistance value and oscillating frequency.

| 1) External clock mode | 2) External resistor oscillation mode |
| :--- | :--- |
| ClockOSC1 <br> HD66732 | RfOSC1 <br> OSC2 <br> HD66732 |

Figure 33 Oscillation Circuits
Table 44 Relationship between Drive Duty Ratio and Frame Frequency

|  | Number of Display Characters |  |  |
| :--- | :--- | :--- | :--- |
|  | 6-character display <br> (NC = 00) | 8-character display <br> (NC = 01) | 10-character display <br> (NC = 10) |
| Frame Frequency | Recommended R-C Oscillating Frequency |  |  |
| Segment display <br> (NL = 001) | 70 Hz | $\mathbf{6 0 \mathrm { kHz }}$ | $\mathbf{7 6 \mathrm { kHz }}$ |
| 1-line display <br> (NL = 001) | 73 Hz | 70 Hz |  |
| 2-line display <br> (NL = 010) | 73 Hz | 71 Hz | 70 Hz |
| 3-line display <br> $(\mathrm{NL}=011)$ | 69 Hz | 71 Hz | 71 Hz |
| 4-line display <br> $(\mathrm{NL}=100)$ | 70 Hz | 73 Hz | 71 Hz |



Figure 34 LCD Drive Output Waveform (4-line Display with 1/54 Multiplexing Duty Ratio)

## n-raster-row Reversed AC Drive

The HD66732 supports not only the LCD reversed AC drive in a one-frame unit (B-pattern waveform) but also the n-raster-row reversed AC drive which alternates in an n-raster-row unit from one to 32 raster-rows (C-pattern waveform). When a problem affecting display quality occurs, such as crosstalk at high-duty driving of more than three lines ( $1 / 42$ duty), the n-raster-row reversed AC drive (C-pattern waveform) can improve the quality. Determine the number of raster-rows n for alternating after confirmation of the display quality with the actual LCD panel. However, if the number of AC raster-rows is reduced, the LCD alternating frequency becomes high. Because of this, the charge or discharge current is increased in the LCD cells.


Figure 35 Example of an AC Signal under n-raster-row Reversed AC Drive

## Liquid Crystal Display Voltage Generator

## When External Power Supply and Internal Operational Amplifiers are Used

To supply LCD drive voltage directly from the external power supply without using the internal booster, circuits should be connected as shown in figure 36 . Here, contrast can be adjusted by software through the CT bits of the contrast adjustment register.

The HD66732 incorporates a voltage-follower operational amplifier for each V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different levels of liquid-crystal drive voltages. Thus, the potential difference between $\mathrm{V}_{\text {LCD }}$ and V 1 must be 0.1 V or higher, and ones between V4 and GND between V2 and GND must be 1.4 V or higher. Note that the OPOFF pin must be grounded when using the operational amplifiers. Place a capacitor of about $0.1 \mu \mathrm{~F}$ to $0.5 \mu \mathrm{~F}$ between each internal operational amplifier V1OUT to V5OUT output and GND and stabilize the output level of the operational amplifier.


Figure 36 External Power Supply Circuit for LCD Drive Voltage Generation

## When an Internal Booster and Internal Operational Amplifiers are Used

To supply LCD drive voltage using the internal booster, circuits should be connected as shown in figure 37. Here, contrast can be adjusted through the CT bits of the contrast control instruction. Temperature can be compensated either through the CT bits or by controlling the reference voltage for the booster (Vci pin) using a thermistor.

Note that Vci is both a reference voltage and power supply for the booster. The reference voltage must therefore be adjusted using an emitter-follower or a similar element so that sufficient current can be supplied. In this case, Vci must be equal to or smaller than the $\mathrm{V}_{\mathrm{CC}}$ level.

The HD66732 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different liquid-crystal drive voltages. Thus, the potential difference between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 must be 0.1 V or higher, and ones between V 4 and GND and between V2 and GND must be 1.4 V or higher. Note that the OPOFF pin must be grounded when using the operational amplifiers. Place a capacitor of about $0.1 \mu \mathrm{~F}$ to $0.5 \mu \mathrm{~F}$ between each internal operational amplifier V1OUT to V5OUT output and GND and stabilize the output level of the operational amplifier.


Notes: 1. The reference voltage input (Vci) must be adjusted so that the output voltage after boosting will not exceed the absolute maximum rating for the liquid-crystal power supply voltage ( 13 V ).
Particularly, Vci must be 3.3 V or less for quadruple boosting.
2. Vci is both a reference voltage and power supply for the booster; connect it to Vcc directly or combine it with a transistor so that sufficient current can be obtained.
3. Vci must be smaller than Vcc.
4. Polarized capacitors must be connected correctly.
5. Circuits for temperature compensation should be based on the sample circuit in figure 38.

Figure 37 Internal Booster for LCD Drive Voltage Generation


Figure 38 Temperature Compensation Circuit
Instruction bits (BT1/0) can optionally select the boosting multiplying factor of the internal booster. According to the display status, power consumption can be reduced by changing the LCD drive duty and the LCD drive bias, and by controlling the boosting multiplying factor for the minimum requirements. For details, see the Partial-display-on Function section.

Due to the maximum boosting multiplying factor, the following external capacitor needs to be connected. For example, when the maximum boosting is tripled, the capacitors between $\mathrm{C} 3+$ and $\mathrm{C} 3-$ for quadruple boosting are not needed, so these pins must be open.

Table 45 VLOUT Output Status

| BT1 | BT0 | VLOUT Output Status |
| :--- | :--- | :--- |
| 0 | 0 | Single output (The potential difference between Vci and GND <br> is output to the VLOUT.) |
| 0 | 1 | Double boosting output |
| 1 | 0 | Triple boosting output |
| 1 | 1 | Quadruple boosting output |



Figure 39 Booster Output Multiplying Factor Switching

## Contrast Adjuster

Software can adjust contrast for an LCD by varying the liquid-crystal drive voltage (potential difference between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 ) through the CT bits of the contrast adjustment register (electron volume function). The value of a variable resistor (VR) can be adjusted within a range from $0.1 \times \mathrm{R}$ through $3.2 \times \mathrm{R}$, where R is a reference resistance obtained by dividing the total resistance between $\mathrm{V}_{\text {LCD }}$ and V 1 .

The HD66732 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder resistors, which generate different liquid-crystal drive voltages. Thus, CT4-0 bits must be adjusted so that the potential difference between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 is 0.1 V or higher, and ones between V4 and GND and between V2 and GND are 1.4 V or higher when liquid-crystal drives.


Figure 40 Contrast Adjuster

Table 46 Contrast Adjustment Bits (CT) and Variable Resistor Values

| CT Set Value |  |  |  |  | Variable Resistor Value (VR) | Potential Difference between V1 and GND | Display Color |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| СТ4 СТ3 СТ2 CT1 Сто |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | $3.2 \times \mathrm{R}$ | (Small) | (Light) |
| 0 | 0 | 0 | 0 | 1 | $3.1 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 0 | $3.0 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 1 | $2.9 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 0 | $2.8 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 1 | $2.7 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 1 | 0 | $2.6 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 1 | 1 | $2.5 \times \mathrm{R}$ |  |  |
| 0 | 1 | 0 | 0 | 0 | $2.4 \times \mathrm{R}$ |  |  |
| 0 | 1 | 0 | 0 | 1 | $2.3 \times \mathrm{R}$ |  |  |
| 0 | 1 | 0 | 1 | 0 | $2.2 \times \mathrm{R}$ |  |  |
| 0 | 1 | 0 | 1 | 1 | $2.1 \times \mathrm{R}$ |  |  |
| 0 | 1 | 1 | 0 | 0 | $2.0 \times \mathrm{R}$ |  |  |
| 0 | 1 | 1 | 0 | 1 | $1.9 \times \mathrm{R}$ |  |  |
| 0 | 1 | 1 | 1 | 0 | $1.8 \times \mathrm{R}$ |  |  |
| 0 | 1 | 1 | 1 | 1 | $1.7 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | $1.6 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 1 | $1.5 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 0 | $1.4 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 1 | $1.3 \times \mathrm{R}$ |  |  |
| 1 | 0 | 1 | 0 | 0 | $1.2 \times \mathrm{R}$ |  |  |
| 1 | 0 | 1 | 0 | 1 | $1.1 \times \mathrm{R}$ |  |  |
| 1 | 0 | 1 | 1 | 0 | $1.0 \times \mathrm{R}$ |  |  |
| 1 | 0 | 1 | 1 | 1 | $0.9 \times \mathrm{R}$ |  |  |
| 1 | 1 | 0 | 0 | 0 | $0.8 \times \mathrm{R}$ |  |  |
| 1 | 1 | 0 | 0 | 1 | $0.7 \times \mathrm{R}$ |  |  |
| 1 | 1 | 0 | 1 | 0 | $0.6 \times \mathrm{R}$ |  |  |
| 1 | 1 | 0 | 1 | 1 | $0.5 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 0 | 0 | $0.4 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 0 | 1 | $0.3 \times \mathrm{R}$ | 7 | 7 |
| 1 | 1 | 1 | 1 | 0 | $0.2 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 1 | 1 | $0.1 \times \mathrm{R}$ | (Large) | (Deep) |

## Table 47 Contrast Adjustment per Bias Drive Voltage

| Bias | LCD drive voltage: VDR | Contrast adjustment range |
| :---: | :---: | :---: |
| $\begin{aligned} & 1 / 8 \\ & \text { bias } \\ & \text { drive } \end{aligned}$ | $\frac{8 \times R}{8 \times R+V R} \times(V L C D-G N D)$ |  |
| $\begin{gathered} 1 / 7 \\ \text { bias } \end{gathered}$ drive | $\frac{7 \times R}{7 \times R+V R} \times(V L C D-G N D)$ |  |
| 1/6 <br> bias drive | $\frac{6 \times R}{6 \times R+V R} \times(V L C D-G N D)$ |  |
| 1/5.5 bias drive | $\frac{5.5 \times R}{5.5 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.632 \times(\mathrm{VLCD}-\mathrm{GND}) \leq \mathrm{VDR} \leq 0.982 \times(\mathrm{VLCD}-\mathrm{GND})$ <br> - Limit of potential <br> difference between V4 and GND $: \frac{2 \times \mathrm{R}}{5.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 1.4[\mathrm{~V}]$ <br> - Limit if potential <br> difference between VLCD and V1$: \frac{\mathrm{VR}}{5.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.1$ [V]  |
| $1 / 5$ <br> bias drive | $\frac{5 \times R}{5 \times R+V R} \times(V L C D-G N D)$ |  |
| 1/4.5 bias drive | $\frac{4.5 \times R}{4.5 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.556 \times(\mathrm{VLCD}-\mathrm{GND}) \leq \mathrm{VDR} \leq 0.978 \times$ (VLCD-GND) <br> - Limit of potential <br> difference between V4 and GND $: \frac{2 \times \mathrm{R}}{4.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 1.4[\mathrm{~V}]$ <br> - Limit if potential <br> difference between VLCD and V 1$: \frac{\mathrm{VR}}{4.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.1[\mathrm{~V}]$  |
| 1/4 bias drive | $\frac{4 \times R}{4 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.556 \times($ VLCD-GND $) \leq$ VDR $\leq 0.976 \times(V L C D-G N D)$ <br> -Limit of potential <br> difference between V4 and GND $: \frac{2 \times R}{4 \times R+V R} \times(V L C D-G N D) \geq 1.4[V]$ <br> -- Limit if potential <br> difference between VLCD and V1$: \frac{\mathrm{VR}}{4 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.1$ [V]  |
| $\begin{aligned} & 1 / 2 \\ & \text { bias } \\ & \text { drive } \end{aligned}$ | $\frac{2 \times R}{2 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.385 \times(\mathrm{VLCD}-\mathrm{GND}) \leq \mathrm{VDR} \leq 0.952 \times(\mathrm{VLCD}-\mathrm{GND})$ <br> - Limit of potential <br> difference between V2 and GND $: \frac{2 \times \mathrm{R}}{2 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 1.4[\mathrm{~V}]$ <br> - Limit if potential <br> difference between VLCD and V1 $: \frac{\mathrm{VR}}{2 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.1[\mathrm{~V}]$ |

## HD66732

## LCD Drive Bias Selector

An optimum liquid crystal display bias value can be selected using BS2-0 bits, according to the liquid crystal drive duty ratio setting (NL2-0 bits). Liquid crystal display drive duty ratio and bias value can be displayed while switching software applications to match the LCD panel display status. The optimum bias value calculated using the following expression is an ideal value where the optimum contrast is obtained. Driving by using a lower value than the optimum bias value provides lower contrast and lower liquid crystal display voltage (potential difference between V1 and GND). When the liquid crystal display voltage is insufficient even if a quadruple booster is used or output voltage is lowered because the battery life has been reached, the display can be made easier to see by lowering the liquid crystal bias.

The liquid crystal display can be adjusted by using the contrast adjustment register (CT4-0 bits) and selecting the booster output level (BT1/0 bits).

Optimum bias value for $1 / \mathrm{N}$ duty ratio drive voltage $=\frac{1}{\sqrt{N}+1}$
Table 48 Optimum Drive Bias Values

| LCD drive duty | $1 / 54$ duty | $1 / 41$ duty | $1 / 28$ duty | $1 / 15$ duty | $1 / 2$ duty ratio |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ratio | ratio | ratio | ratio | ratio | $($ NL2-0 $=000)$ |
| $($ NL2-0 set value $)$ | $($ NL2-0 $=100)$ | $($ NL2-0 $=011)$ | $($ NL2-0 $=010)$ | $($ NL2-0 $=001)$ |  |
| Optimum drive <br> bias value <br> (BS2-0 set value $)$ | $1 / 8$ bias | $1 / 7$ bias | $1 / 6$ bias | $1 / 4.5$ bias | $1 / 2$ bias |



Figure 41 Liquid Crystal Display Drive Bias Circuit

## LCD Panel Interface

The HD66732 has a function for changing the common driver/segment driver output shift direction using the CMS bit and SGS bit to meet the chip mounting positions of the HD66732. This is to facilitate the interface wiring to the LCD panel with COG or TCP installed.


Figure 42 3-line Display Pattern Wiring


Figure 43 4-line Display Pattern Wiring

## Combined Display of Full-size and Half-size Characters

The HD66732 creates a display from the left edge of the display area combining 12-dot full-size (font size: $11 \times 12$ dots) and 6-dot half-size characters (font size: $5 \times 12$ dots). There will be a one-dot space between these fonts.

The most significant bit in the data (8 bits) in the DDRAM is allocated to the designation bit indicating a full-size or half-size character. When this MSB is 0 , the full-size character is selected, and when 1 , the half-size character is selected.

When the full-size character is selected, two bytes of DDRAM are linked and used as a 16 -bit code. In this case, the lower byte is written into the smaller DDRAM address. 13 bits of this 16 -bit code are used as character codes. Since up to 8,192 character codes can be specified, symbols can be used as well as the JIS Level-1 and Level-2 Kanji Sets. In addition, two of the remaining bits can be allocated to a displayattribute code and can designate a black-white reversed display for individual characters. For details, refer to the Display Attribute Designation section.

Table 50 shows the relationship between the 16-bit designated JIS code and the HD66732 13-bit character code. The 8 -bit data designating half-size characters are used as an 8 -bit code. Specifically, 7 bits of the 8 bit half-size characters become the character codes, so that a total of 128 characters can be displayed (alphanumeric characters and symbols can be displayed as half-size characters). These 128 CGROMs (HCGROMs) for half-size fonts have two memory banks and incorporate a total of 256 half-size fonts. These memory banks are switched in a display-line unit by bits RL1-RL4 in the half-size ROM select register (RA). A half-size font display attribute is designated by the half-size display attribute register (RB) in a display-line unit. Note that the same display attribute in a character unit such as the full-size font cannot be specified.

User fonts can be displayed using the CGRAM. Special symbols not included in the internal CGROM can be displayed as needed. Since the display font size of the CGRAM is $12 \times 13$ dots, CGRAM fonts can be displayed to the right, left, top, or bottom, in order to be used to display double-size characters. In the super-imposed display mode, which displays the combined character display mode and graphics display mode, this CGRAM becomes the bit map memory for the graphics display and cannot be used as the user font for characters.


Figure 44 Full-size Code Format

Table 49 Attribute Code and Display Contents

| A1 | A0 | Display Contents |
| :--- | :--- | :--- |
| 0 | 0 | Normal display |
| 0 | 1 | Black-white reversed display |
| 1 | 0 | Blinking display |
| 1 | 1 | Black-white reversed blinking display |

Table 50 JIS Code and HD66732 Character Code

- JIS Level-1 byte code: b7-b1 (7 bits)
- JIS Level-2 byte code: a7-a1 (7 bits)
- CGRAM code for user fonts: u6-u1 (6 bits)

| JIS Code |  |  |  | HD66732 Character Code |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b6 | b5 | $\mathrm{C}_{12}$ | $\mathrm{C}_{11}$ | $\mathrm{C}_{10}$ | C9 | C8 | C | C | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | C3 | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
| Non-kanji | 0 | 1 | 0 | 0 | a7 | a6 | b3 | b2 | b1 | 0 | 0 | a5 | a4 | a3 | a2 | a1 |
| Level-1 Kanji | 0 | 1 | 1 | 0 | b7 | b4 | b3 | b2 | b1 | a7 | a6 | a5 | a4 | a3 | a2 | a1 |
|  | 1 | 0 | 0 | 0 | b7 | b4 | b3 | b2 | b1 | a7 | a6 | a5 | a | a3 | a2 | a1 |
| Level-2 Kanji | 1 | 0 | 1 | 1 | b6 | b4 | b3 | b2 | b1 | a7 | a6 | a5 | a4 | a3 | a2 | a1 |
|  | 1 | 1 | 0 | 1 | b6 | b4 | b3 | b2 | b1 | a7 | a6 | a5 | a4 | a3 | a2 | a1 |
|  | 1 | 1 | 1 | 1 | a7 | a6 | b3 | b2 | b1 | 0 | 0 | a5 | a4 | a3 | a2 | a1 |
| User Font | - | - | - | u6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | u5 | $u 4$ | u3 | u2 | u1 |
| Upper byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



Figure 45 Half-size Code Format
An example of how to display full-size and half-size characters together is explained here.
The full-size character display conforms to the JIS code (16 bits). According to the relationship between the 13 -bit JIS code, the code is converted from 16 bits to 13 bits, and the data of two bytes/character is written to the DDRAM. Write the lower byte to the smaller DDRAM address (table 51). When displaying a half-size character, refer to the HD66732 half-size font list (table 52) and write the one byte/character data to the DDRAM.

Figure 46 shows how to set data to the DDRAM when performing a 3-line 6-character display and figure 47 shows the resulting LCD display example.

## HD66732

Table 51 Example of Full－size Character Code Conversion

| Displayed Character | JIS Code（first／second byte） | Character Code（C11－C0） |
| :--- | :--- | :--- |
| 東 | $45 / 6 \mathrm{C}(\mathrm{Hex})$ | AEC（Hex） |
| 京 | $35 / 7 \mathrm{E}(\mathrm{Hex})$ | 2 FE（Hex） |
| 都 | $45 / 54$（Hex） | AD4（Hex） |
| 小 | $3 \mathrm{E} / 2 \mathrm{E}(\mathrm{Hex})$ | $72 \mathrm{E}(\mathrm{Hex})$ |
| 平 | $4 \mathrm{~A} / 3 \mathrm{~F}(\mathrm{Hex})$ | D3F（Hex） |
| 市 | $3 \mathrm{~B} / 54(\mathrm{Hex})$ | 5 D 4 （Hex） |
| 本 | $4 \mathrm{~B} / 5 \mathrm{C} \mathrm{(Hex)}$ | DDC（Hex） |
| 町 | $44 / 2 \mathrm{E}(\mathrm{Hex})$ | A2C（Hex） |
| の | $24 / 4 \mathrm{E}(\mathrm{Hex})$ | A0E（Hex） |

Table 52 Example of Half－size Character Code

| Display Character | Character Code <br> （C6－C0） | Display Character | Character Code <br> （C6－C0） |
| :--- | :--- | :--- | :--- |
| 1 | $31(\mathrm{Hex})$ | 0 | $30(\mathrm{Hex})$ |
| 2 | $32(\mathrm{Hex})$ | 4 | $34(\mathrm{Hex})$ |
| 0 | $30(\mathrm{Hex})$ | 2 | $32(\mathrm{Hex})$ |
| , | $2 \mathrm{C}(\mathrm{Hex})$ | 3 | $33(\mathrm{Hex})$ |
| M | $4 \mathrm{D}(\mathrm{Hex})$ | 5 | $35(\mathrm{Hex})$ |
| C | $43(\mathrm{Hex})$ | 1 | $31(\mathrm{Hex})$ |


Address "20"(Нех) "21"(Нех) "22""(Нех) "23"(Нех) "24"(Нех) "25"(Нех) "26"(Нех) "27"(Нех) "28"(Нех) "29"(Нех) "2А"(Нее) "2B"(Нех)


Note: 0: Full-size designation
1: Half-size designation

Figure 46 Example of Character Code Setting to DDRAM (3-line Mode, 1/41 Duty)


Figure 47 Example of Liquid Crystal Display (3-line 6-character Display)

## Display Attribute Designation

The HD66732 allocates 12 bits of the full-size 16-bit code character to an abbreviated character code and 2 bits to a display-attribute code. A black-white reversed display, blinking display, and black-white reversed blinking display can be designated for each full-size character. Display attribute control is performed for a $12 \times 13$ dot matrix unit that includes a $11 \times 12$ dot full-size character and a column of dots to the right and a row of dots at the bottom. The blinking cycle for the blinking display and black-white reversed blinking display is 64 frames. The blinking display is provided by changing the display pattern every 32 frames.

The display attribute can be designated by the half-size display attribute register ( RC ) in each display-line unit although the display attribute cannot be designated by the 8-bit half-size character code. The half-size fonts in the same display line have the same display attributes.

| 0 | A1 | Ao | $\mathrm{C}_{12}$ | C11 | C10 | C9 | C | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Attribute code |  |  | Upper character code |  |  |  |  |  |
| C7 | C6 | C5 | C4 | C3 | C2 | C1 |  | 0 |
| Lower character code |  |  |  |  |  |  |  |  |

Figure 48 Full-size Code Format
Table 53 Full-size Display Attribute Designation

| A1 | A0 | Display State |
| :--- | :--- | :--- |
| 0 | 0 | Normal display |
| 0 | 1 | Black-white reversed display |
| 1 | 0 | Blinking display |
| 1 | 1 | Black-white blinking display |



Figure 49 Half-size Code Format and RB

Table 54 Half-size Display Attribute Designation

| A11 | A10 | Display State |
| :--- | :--- | :--- |
| 0 | 0 | Normal display of all half-size characters in the 1st line |
| 0 | 1 | Black-white reversed display of all half-size characters in the 1st line |
| 1 | 0 | Blinking display of all half-size characters in the 1st line |
| 1 | 1 | Black-white blinking display of all half-size characters in the 1st line |
| A20 | 0 | Display State |
| 0 | 1 | Normal display of all half-size characters in the 2nd line |
| 0 | 0 | Black-white reversed display of all half-size characters in the 2nd line |
| 1 | A30 | Blinking display of all half-size characters in the 2nd line |
| 1 | 0 | Display State |
| A31 | 1 | Normal display of all half-size characters in the 3rd line |
| 0 | 0 | Black-white reversed display of all half-size characters in the 3rd line |
| 0 | 1 | Blinking display of all half-size characters in the 3rd line all half-size characters in the 2nd line |
| 1 | A40 | Black-white blinking display of all half-size characters in the 3rd line |
| 1 | 0 | Normal display of all half-size characters in the 4th line |
| A41 | 1 | Black-white reversed display of all half-size characters in the 4th line |
| 0 | 0 | Blinking display of all half-size characters in the 4th line |
| 0 | 1 | Black-white blinking display of all half-size characters in the 4th line |
| 1 |  |  |

## Setting Codes in the DDRAM and Display Examples



Figure 50 Example of Full-size Character Display at Display Attribute Designation


Figure 51 Example of Black-white Reversed Character Display

## HD66732

## Character Display Functions and Graphics Display Functions

The HD66732 has a character display mode $(G R=0)$ where the CGRAM or CGROM is used to display font patterns, a graphics display mode $(G R=1)$ where the bit pattern data is set to the CGRAM to display given patterns, and a super-imposed display mode $(\mathrm{SPR}=1)$ which displays both display modes combined. In the character display mode, kanji characters can easily be provided by sending two-byte-per-character character codes to the DDRAM. For example, when an LCD panel which displays 4 -line 10 -character kanji is rewritten, the LCD display can be easily provided simply by transferring 80-byte character codes. This reduces the microcomputer software processing needed to develop kanji fonts. In addition, since the 30 user fonts can be registered by using the CGRAM, kanji characters other than JIS Level-1 or Level-2, symbols, or marks which are not included in the CGROM can be displayed.

In the graphics display mode, all bit pattern data to be displayed need to be sent. However, up to a 120 x 52-dot display is possible using the CGRAM. The GR bit can switch these modes not only when characters such as kanji are displayed but also when graphics such as maps or games are used.


Figure 52 Example of Kanji Display in the Character Display Mode ( $\mathbf{G R}=\mathbf{0}$ )


Figure 53 Example of Graphics Display in the Graphics Display Mode (GR=1)

## Super-imposed Display Function

The HD66732 has a super-imposed display mode ( $\mathrm{SPR}=1$ ) which displays two modes combined: the character display mode where the full-size and half-size CGROM is used to display font patterns, and the graphics display mode where the bit pattern data is set to the CGRAM to display given patterns. The super-imposed mode can be supplied with an easy character display mode and various graphics display modes, enabling a flexible high-quality display. For example, this mode is available to insert graphics such as maps or to create facial images in an address book which otherwise only uses characters.

When characters are displayed in this mode, user fonts cannot be displayed by using the CGRAM. The CGRAM is used as the RAM for the graphics display.
i) Character display pattern

ii) Graphics display pattern


LCD panel display
(combined display)


Figure 54 Example of Super-imposed Display

## Vertical Smooth Scroll

The HD66732 can scroll vertically in units of one dot. Vertical smooth scrolling is enabled for the character display, graphics display, and super-imposed display modes. In vertical scrolling, the display start position is controlled in one-raster-row units by incrementing or decrementing the display start line (SN1/0) and display-start raster-row (SL3/2/1/0). However, segment icons (marks) displayed by using the SEGRAM are not scrolled.

If the response speed of the liquid crystal is slow and cannot keep up with one-raster-row scrolling, scroll multiple raster-row units together. Moreover, if vertical smooth scrolling is performed with a four-line display ( $1 / 54$ duty), the display raster-row that has scrolled out of the display will appear again from the bottom (or the top) (this function is called lap-around). In this case, confirm the display line position (NF1/0) and display raster-row position (LF3-0) flags in the status register, and update the display data in the DDRAM or CGRAM while LCD driving is not performed.
i) Not scrolled

- SN1/0 = 00
-SL3-0 = 0000
ii) 4 raster-row scrolled up
- $\mathrm{SN} 1 / 0=00$
- SL3-0 = 0100
iii) 8 raster-row scrolled up
- $\mathrm{SN} 1 / 0=00$
- SL3-0 = 1000
iv) 13 raster-row scrolled up
- SN1/0 = 01
- SL3-0 = 0000


Figure 55 Example of Vertical Smooth Scroll Display

## Vertical Smooth Scroll at 3-line Display (NL2-0 = 011)



Figure 56 Vertical Scroll Control

## Reversed Display Function

The HD66732 can display character/graphics display sections by black-white reversal except for the segment/icon display sections. Black-white reversal can be easily displayed without rewriting the data in the RAM when REV is set to 1 . The segment and icon sections are not black-white reversed and do not depend on the REV bit setting.


Figure 57 Example of Reversed Display

## Blink Mark Display

The HD66732 has a grayscale display and blink display based on 200 individual segments (marks). Forty of these are for grayscale display and the remainder are for blink display.

These 40 segments can also control the grayscale display, providing simple grayscale on specific pictograms or marks. The above display uses a curtailed frame grayscale system, and flicker may result in quick-response liquid crystal materials. Table 57 shows the relationship between set data in the SEGRAM and the effective applied voltage during the frame curtailing operation. These grayscale control segments are driven with the same grayscale data when COMS1 and COMS2 are selected.

The remaining 160 segments are responsible for normal blinking and double-speed blinking. Normal blinking (black and white) is achieved by repeatedly turning on each segment for 32 frames and turning it off for the next 32 frames. Double-speed blinking (black and white) is achieved by repeatedly turning each segment on and off every 16 frames. These blinking control segments are driven by the independent blinking data when COMS1 and COMS2 are selected.

Table 55 Relationship between Segment Driver Output Pin and Segment Display Function

| When SGS = 0 | When SGS =1 | Remarks |
| :--- | :--- | :--- |
| SEG1/120, SEG4/117, SEG7/114, | SEG120/1, SEG117/4, SEG114/7, | The COMS1 and COMS2 outputs are |
| SEG10/111, SEG13/108, | SEG111/10, SEG108/13, | controlled by the same grayscale. |
| SEG16/105, SEG19/102, SEG22/99, | SEG105/16, SEG102/19, SEG99/22, | Total: 40 segments |
| SEG25/96, SEG28/93, SEG31/90, | SEG96/25, SEG93/28, SEG90/31, |  |
| SEG34/87, SEG37/84, SEG40/81, | SEG87/34, SEG84/37, SEG81/40, |  |
| SEG43/78, SEG46/75, SEG49/72, | SEG78/43, SEG75/46, SEG72/49, |  |
| SEG52/69, SEG55/66, SEG58/63, | SEG69/52, SEG66/55, SEG63/58, |  |
| SEG61/60, SEG64/57, SEG67/54, | SEG60/61, SEG57/64, SEG54/67, |  |
| SEG70/51, SEG73/48, SEG76/45, | SEG51/70, SEG48/73, SEG45/76, |  |
| SEG79/42, SEG82/39, SEG85/36, | SEG42/79, SEG39/82, SEG36/85, |  |
| SEG88/33, SEG91/30, SEG94/27, | SEG33/88, SEG30/91, SEG27/94, |  |
| SEG97/24, SEG100/21, SEG103/18, | SEG24/97, SEG21/100, SEG18/103, |  |
| SEG106/15, SEG109/12, SEG112/9, | SEG15/106, SEG12/109, SEG9/112, |  |
| SEG115/6, SEG118/3 | SEG6/115, SEG3/118 |  |
| Output pins other than above | Output pins other than above | The COMS1 and COMS2 outputs are |
|  |  | independently controlled. |

Table 56 Relationship between SEGRAM Data and Blinking Segment

| SEGRAM <br> Data <br> Setting | LCD Display Control for COMS1 Segment | SEGRAM <br> Data | LCD Display Control for COMS2 Segment |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  | Setting |  |
| DB5 DB4 |  | DB7 DB6 |  |
| 00 | Always unlit | 00 | Always unlit |
| 01 | Always lit | 01 | Always lit |
| 10 | Normal blinking (32-frame unit) | 10 | Normal blinking (32-frame unit) |
| 11 | Double-speed blinking (16-frame unit) | 11 | Double-speed blinking (16-frame unit) |



Figure 58 Blinking Segment Display

## HD66732

Table 57 Relationship between SEGRAM Data and Grayscale Segment Display

## SEGRAM Data Setting

| DB7 | DB6 | DB5 | DB4 | Effective Applied Voltage for COMS1 and COMS2 Outputs |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 (Always unlit) |
| 0 | 0 | 0 | 1 | 1 (Always lit) |
| 0 | 0 | 1 | 0 | 0.34 (Grayscale display) |
| 0 | 0 | 1 | 1 | 0.38 (Grayscale display) |
| 0 | 1 | 0 | 0 | 0.41 (Grayscale display) |
| 0 | 1 | 0 | 1 | 0.44 (Grayscale display) |
| 0 | 1 | 1 | 0 | 0.47 (Grayscale display) |
| 0 | 1 | 1 | 1 | 0.50 (Grayscale display) |
| 1 | 0 | 0 | 0 | (Blink display) ${ }^{*}$ |
| 1 | 0 | 0 | 1 | 0.53 (Grayscale display) |
| 1 | 0 | 1 | 0 | 0.56 (Grayscale display) |
| 1 | 0 | 1 | 1 | 0.59 (Grayscale display) |
| 1 | 1 | 0 | 0 | 0.63 (Grayscale display) |
| 1 | 1 | 0 | 1 | 0.66 (Grayscale display) |
| 1 | 1 | 1 | 0 | 0.69 (Grayscale display) |
| 1 | 1 | 1 | 1 | 0.72 (Grayscale display) |

Note: Turn on the segment for 32 frames and turn it off for the next 32 frames.


Figure 59 Relationship between SEGRAM Set Data and Effective Applied Voltage

## Line-cursor Display

The HD66732 can assign a cursor attribute to an entire line corresponding to the address counter value by setting the LC bit to 1 . One of three line-cursor modes can be selected: a black-white reversed cursor ( $\mathrm{B} / \mathrm{W}$ $=1)$, an underline cursor $(C=1)$, and a blink cursor $(B=1)$. The cycle for a blink cursor is 32 frames. These line-cursors are suitable for highlighting an index and/or marker, or for indicating an item in a menu with a cursor or an underline.

However, the black-white reversed display described above does not perform black-white blinking.
Table 58 Address Counter Value and Line Cursor

| Address Counter Value (AC) | Selected Line for Line Cursor |
| :--- | :--- |
| 00 H to 13 H | Entire 1st line (10 characters) |
| 20 H to 33 H | Entire 2nd line (10 characters) |
| 40 H to 53 H | Entire 3rd line (10 characters) |
| 60 H to 73 H | Entire 4th line $(10$ characters) |

Black-white Reserved Display ( $\mathbf{L C}=1, \mathrm{R} / \mathrm{W}=1$ )


Figure 60 Black-white Reversed Cursor

Underline Cursor (LC=1, C=1)


Figure 61 Underline Cursor

## Blinking Display $(\mathrm{LC}=1, \mathrm{~B}=1)$



Figure 62 Blinking Display

## Partial-display-on Function

The HD66732 can program the liquid crystal display drive duty ratio setting (NL2-0 bits), liquid crystal display drive bias value selection (BS2-0 bits), boost output level selection (BT1/0 bit) and contrast adjustment (CT4-0 bits). For example, in the four-line display mode ( $1 / 54$ duty ratio), the HD66732 can drive only two lines in the center of the screen by combining these register functions and the centering display (CEN bit) function with the $1 / 28$ duty ratio. This is called partial-display-on. Lowering the liquid crystal display drive duty ratio as required saves the liquid crystal display drive voltage, thus reducing internal current consumption. This is suitable for calendar or time display, which needs to be continuous in the system standby state with minimal current consumption. Here, the non-displayed lines are constantly driven by the unselected level voltage, thus turning off the LCD for the lines.

In general, lowering the liquid crystal display drive duty ratio decreases the optimum liquid crystal display drive voltage and liquid crystal display drive bias value.

Table 59 Partial-display-on Function (4-line Display)

| Item | Normal 4-line Display | Partial-on Display |  |
| :--- | :--- | :--- | :--- |
| Character/graphics <br> display | 4th line displayed | Only one line in the <br> center of the screen | Only two lines in the <br> center of the screen |
| LCD drive duty ratio | $1 / 54(\mathrm{NL2} / 1 / 0=100)$ | $1 / 15(\mathrm{NL} 2 / 1 / 0=001)$ | $1 / 28(\mathrm{NL} 2 / 1 / 0=010)$ |
| LCD drive bias <br> value (optimum) | $1 / 8(\mathrm{BS2}-0=000)$ | $1 / 5(\mathrm{BS2}-0=100)$ | $1 / 6(\mathrm{BS2}-0=010)$ |
| LCD drive voltage | Adjustable using BT1/0 <br> and CT4-0 | Adjustable using BT1/0 <br> and CT4-0 | Adjustable using BT1/0 <br> and CT4-0 |
| Frame frequency <br> (fosc $=76 \mathrm{kHz})$ | 70 Hz | 71 Hz | 70 Hz |
|  |  |  |  |



Figure 63 Partial-on Display (Date and Time Indicated)

## Sleep Mode

Setting the sleep mode bit (SLP) to 1 puts the HD66732 in the sleep mode, where the device stops all internal display operations except for key scan operations, thus reducing current consumption. Specifically, LCD drive is completely halted. Here, all the SEG (SEG1 to SEG120) and COM (COM1 to COM52, COMS1/2) pins output the GND level, resulting in no display. If the AMP bit is set to 0 in the sleep mode, the LCD drive power supply can be turned off, reducing the total current consumption of the LCD module.

The key scan circuit operates normally in the sleep mode, thus allowing normal key scan and key scan interrupt generation. For details, see the Key Scan Control section and Key Scan Interrupt (Wake-up Function) section.

Table 60 Comparison of Sleep Mode and Standby Mode

| Function | Sleep Mode (SLP = 1) | Standby Mode (STB = 1) | Key Standby Mode <br> $($ KSB = 1) |
| :--- | :--- | :--- | :--- |
| Character display | Turned off | Turned off | Normally turned on |
| Segment display | Turned off | Turned off | Normally turned on |
| R-C oscillation circuit | Operates normally | Halted | Operates normally |
| Key scan circuit | Can operate normally | Halted but IRQ* can be generated |  |

## Standby Mode

Setting the standby mode bit (STB) to 1 puts the HD66732 in the standby mode, where the device stops completely, halting all internal operations including the R-C oscillation circuit, thus further reducing current consumption compared to that in the sleep mode. Specifically, character and segment displays, which are controlled by the multiplexing drive method, are completely halted. Here, all the SEG (SEG1 to SEG120) and COM (COM1 to COM52, COMS1/2) pins output the GND level, resulting in no display. If the AMP bit is set to 0 in the standby mode, the LCD drive power supply can be turned off.

During the standby mode, no instructions can be accepted other than those for the start-oscillation instruction and the key scan interrupt generation enable instruction. To cancel the standby mode, issue the start-oscillation instruction to stabilize R-C oscillation before setting the STB bit to 0 .

Although key scan is halted in the standby mode, the HD66732 can detect key inputs, thus generating key scan interrupt (IRQ*). This means, the system can be activated from a completely inactive state. For details, see the Key Scan Interrupt (Wake-up Function) section.


Figure 64 Procedure for Setting and Canceling Standby Mode

## Key Standby Mode

When the key standby mode (KSB bit $=" 1 "$ ) is set, only key-scan operations are selectively stopped. In this case, however, the display operation, including the internal CR oscillation circuit operation, continues as usual. Since noise generation can be suppressed by stopping unnecessary key-scan operations, the receiving sensitivity for such a wireless system can be improved.

In this case, although key-scan operations are stopped during standby mode, a key scan interrupt (IRQ*) can be generated by detecting the key being depressed, as can be done during the standby mode described above. For details, refer to the Key Scan Interrupt (Wake-up Function) section.

## Absolute Maximum Ratings *

| Item | Symbol | Unit | Value | Notes* $^{*}$ |
| :--- | :--- | :--- | :--- | :--- |
| Power supply voltage (1) | $\mathrm{V}_{\mathrm{CC}}$ | V | -0.3 to +7.0 | 1 |
| Power supply voltage (2) | $\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}$ | V | -0.3 to +15.0 | 1,2 |
| Input voltage | Vt | V | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | 1 |
| Operating temperature | Topr | ${ }^{\circ} \mathrm{C}$ | -40 to +85 | 3 |
| Storage temperature | Tstg | ${ }^{\circ} \mathrm{C}$ | -55 to +110 | 4 |

Note: If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristics limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

| Item | Symbol | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\text {H }}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\text {cc }}$ | V |  | 5,6 |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | $0.15 \mathrm{~V}_{\mathrm{cc}}$ | V | $\mathrm{V}_{\text {cc }}=2.4$ to 2.7 V | 5, 6 |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | $0.15 \mathrm{~V}_{\mathrm{cc}}$ | V | $\mathrm{V}_{\text {cC }}=2.7$ to 5.5 V | 5, 6 |
| Output high voltage (1) (SDA, DB0-7 pins) | $\mathrm{V}_{\mathrm{OH} 1}$ | $0.75 \mathrm{~V}_{\mathrm{cc}}$ | - | - | V | $\mathrm{I}_{\text {OH }}=-0.1 \mathrm{~mA}$ | 5, 7 |
| Output low voltage (1) (SDA, DB0-7 pins) | $\mathrm{V}_{\text {OL1 }}$ | - | - | $0.2 \mathrm{~V}_{\text {cc }}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=2.4 \text { to } 2.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA} \end{aligned}$ | 5 |
| Output low voltage (1) (SDA, DB0-7 pins) | $\mathrm{V}_{\text {OL1 }}$ | - | - | $0.15 \mathrm{~V}_{\mathrm{cc}}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA} \end{aligned}$ | 5 |
| Output high voltage (2) (KST0-7, IRQ* pins) | $\mathrm{V}_{\text {OH2 }}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | - | V | $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=0.5 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ | 5 |
| Output low voltage (2) (KST0-7, IRQ* pins) | $\mathrm{V}_{\text {OL2 }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | V | $\mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | 5 |
| Output high voltage (3) (PORTO-2 pins) | $\mathrm{V}_{\text {ОН3 }}$ | $0.75 \mathrm{~V}_{\mathrm{cc}}$ | - | - | V | $-^{\text {OH }}=0.1 \mathrm{~mA}$ | 5 |
| Output low voltage (3) (PORT0-2 pins) | $\mathrm{V}_{\text {OL3 }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | V | $\mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | 5 |
| Driver ON resistance (COM pins) | $\mathrm{R}_{\text {com }}$ | - | 3 | 20 | $\mathrm{k} \Omega$ | $\begin{aligned} & \pm \mathrm{Id}=0.05 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LCD}}=6 \mathrm{~V} \end{aligned}$ | 8 |
| Driver ON resistance (SEG pins) | $\mathrm{R}_{\text {SEG }}$ | - | 3 | 30 | k $\Omega$ | $\begin{aligned} & \pm \mathrm{Id}=0.05 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LCD}}=6 \mathrm{~V} \end{aligned}$ | 8 |
| I/O leakage current | $\mathrm{I}_{\mathrm{Li}}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{Vin}=0$ to $\mathrm{V}_{\mathrm{cc}}$ | 9 |
| Pull-up MOS current (KINO-7, DB0-7, SDA pins) | $-\mathrm{I}_{\mathrm{p}}$ | 1 | 10 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{~V}$ | 5 |
| Current consumption during normal operation ( $\mathrm{V}_{\mathrm{cc}}$-GND) | $\mathrm{I}_{\text {OP }}$ | - | 30 | 55 | $\mu \mathrm{A}$ | R-C oscillation, $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{f}_{\text {osc }}=60 \mathrm{kHz}$ <br> (1/41 duty) | 10, 11 |
| Current consumption during sleep mode ( $\mathrm{V}_{\mathrm{cc}}$-GND) | $\mathrm{I}_{\text {sL }}$ | - | 13 | - | $\mu \mathrm{A}$ | R-C oscillation, $\mathrm{V}_{\text {cc }}=3 \mathrm{~V}, \mathrm{f}_{\text {osc }}=60 \mathrm{kHz}$ <br> (1/41 duty) | 10, 11 |
| Current consumption during standby mode ( $\mathrm{V}_{\mathrm{cc}}$-GND) | $\mathrm{I}_{\text {ST }}$ | - | 0.1 | 5 | $\mu \mathrm{A}$ | No R-C oscillation, $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 10, 11 |
| LCD drive power supply current ( $\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}$ ) | $\mathrm{I}_{\text {EE }}$ | - | 15 | 30 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}=8 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{OSC}}=60 \mathrm{kHz}, 1 / 7 \text { bias, } \\ & \text { VTEST3 }=\mathrm{V}_{\mathrm{cc}} " \end{aligned}$ | 11 |
| LCD drive voltage $\left(\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}\right)$ | $\mathrm{V}_{\text {LCD }}$ | 4.5 | - | 13.0 | V |  | 12 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

## Booster Characteristics

| Item | Symbol | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Double-boost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP2 }}$ | 5.5 | 5.9 | 6.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=0.03 \mathrm{~mA}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{osc}}=60 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 15 |
| Triple-boost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP3 }}$ | 8.5 | 8.9 | 9.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=0.03 \mathrm{~mA}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{OSC}}=60 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 15 |
| Quadrupleboost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP4 }}$ | 11.5 | 11.8 | 12.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=0.03 \mathrm{~mA}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{osc}}=60 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 15 |
| Booster output voltage range | $\mathrm{V}_{\text {up }}$ | $\mathrm{V}_{\text {cc }}$ | - | 13.0 | V | $\mathrm{Vci} \leq \mathrm{V}_{\text {cc }}$ | 15, 16 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

AC Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=2.4\right.$ to $5.5 \mathrm{~V}, \mathbf{T a}=\mathbf{- 4 0}$ to $\left.+\mathbf{8 5}{ }^{\circ} \mathrm{C}^{* 3}\right)$

Clock Characteristics ( $\mathrm{V}_{\mathrm{CC}}=2.4$ to $\mathbf{5 . 5} \mathrm{V}$ )

| Item | Symbol | Min | Typ | Max | Unit | Test Condition | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| External clock <br> frequency | fcp | 40 | 60 | 100 | kHz |  | 13 |
| External clock duty <br> ratio | Duty | 45 | 50 | 55 | $\%$ |  | 13 |
| External clock rise <br> time | trcp | - | - | 0.2 | $\mu \mathrm{~s}$ |  | 13 |
| External clock fall <br> time | tfcp | - | - | 0.2 | $\mu \mathrm{~s}$ | 13 |  |
| Internal Rf oscillation <br> frequency | $\mathrm{t}_{\mathrm{osc}}$ | 45 | 60 | 75 | kHz | $\mathrm{Rf}=300 \mathrm{k} \Omega$, <br> $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ | 14 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

68-system Bus Interface Timing Characteristics
$(\mathrm{Vcc}=2.4$ to 2.7 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | Write | $\mathrm{t}_{\text {cYCE }}$ | 800 | - | - | ns | Figure 71 |
|  | Read |  | 1200 | - | - |  |  |
| Enable high-level pulse width | Write | $\mathrm{PW}_{\text {EH }}$ | 150 | - | - | ns | Figure 71 |
|  | Read |  | 450 | - | - |  |  |
| Enable low-level pulse width | Write | PW ${ }_{\text {EL }}$ | 300 | - | - | ns | Figure 71 |
|  | Read |  | 450 | - | - |  |  |
| Enable rise/fall time |  | $\mathrm{t}_{\mathrm{Er}} \mathrm{t}_{\mathrm{Ef}}$ | - | - | 25 | ns | Figure 71 |
| Setup time (RS, R/W to E, CS*) |  | $t_{\text {ASE }}$ | 50 | - | - | ns | Figure 71 |
| Address hold time |  | $t_{\text {AHE }}$ | 20 | - | - | ns | Figure 71 |
| Write data setup time |  | $\mathrm{t}_{\text {DSWE }}$ | 60 | - | - | ns | Figure 71 |
| Write data hold time |  | $\mathrm{t}_{\text {HE }}$ | 20 | - | - | ns | Figure 71 |
| Read data delay time |  | $\mathrm{t}_{\text {DDRE }}$ | - | - | 400 | ns | Figure 71 |
| Read data hold time |  | $\mathrm{t}_{\text {DHRE }}$ | 5 | - | - | ns | Figure 71 |

$(\mathrm{Vcc}=2.7$ to 5.5 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | Write | $\mathrm{t}_{\text {cyce }}$ | 500 | - | - | ns | Figure 71 |
|  | Read |  | 700 | - | - |  |  |
| Enable high-level pulse width | Write | $\mathrm{PW}_{\text {EH }}$ | 80 | - | - | ns | Figure 71 |
|  | Read |  | 300 | - | - |  |  |
| Enable low-level pulse width | Write | PW ${ }_{\text {EL }}$ | 250 | - | - | ns | Figure 71 |
|  | Read |  | 320 | - | - |  |  |
| Enable rise/fall time |  | $\mathrm{t}_{\mathrm{Er}}, \mathrm{t}_{\mathrm{Et}}$ | - | - | 25 | ns | Figure 71 |
| Setup time (RS, R/W to E, CS*) |  | $t_{\text {ASE }}$ | 50 | - | - | ns | Figure 71 |
| Address hold time |  | $t_{\text {AHE }}$ | 20 | - | - | ns | Figure 71 |
| Write data setup time |  | $\mathrm{t}_{\text {DSwE }}$ | 60 | - | - | ns | Figure 71 |
| Write data hold time |  | $\mathrm{t}_{\text {HE }}$ | 20 | - | - | ns | Figure 71 |
| Read data delay time |  | $\mathrm{t}_{\text {DDRE }}$ | - | - | 250 | ns | Figure 71 |
| Read data hold time |  | $\mathrm{t}_{\text {DHRE }}$ | 5 | - | - | ns | Figure 71 |

80-system Bus Interface Timing Characteristics
$(\mathrm{Vcc}=2.4$ to 2.7 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus cycle time | Write | $\mathrm{t}_{\text {cyow }}$ | 800 | - | - | ns | Figure 72 |
|  | Read | $\mathrm{t}_{\text {cYCR }}$ | 1200 | - | - | ns | Figure 72 |
| Write low-level pulse width |  | $\mathrm{PW}_{\mathrm{Lw}}$ | 150 | - | - | ns | Figure 72 |
| Read low-level pulse width |  | $\mathrm{PW}_{\text {LR }}$ | 450 | - | - | ns | Figure 72 |
| Write high-level pulse width |  | $\mathrm{PW}_{\text {Hw }}$ | 300 | - | - | ns | Figure 72 |
| Read high-level pulse width |  | $\mathrm{PW}_{\text {HR }}$ | 450 | - | - | ns | Figure 72 |
| Write/Read rise/fall time |  | $\mathrm{t}_{\text {WRr }}$, wRi | - | - | 25 | ns | Figure 72 |
| Setup time (RS to CS*, WR*, RD*) |  | $\mathrm{t}_{\text {AS }}$ | 50 | - | - | ns | Figure 72 |
| Address hold time |  | $\mathrm{t}_{\text {AH }}$ | 20 | - | - | ns | Figure 72 |
| Write data setup time |  | $\mathrm{t}_{\text {DSw }}$ | 60 | - | - | ns | Figure 72 |
| Write data hold time |  | $\mathrm{t}_{\mathrm{H}}$ | 20 | - | - | ns | Figure 72 |
| Read data delay time |  | $\mathrm{t}_{\mathrm{DDR}}$ | - | - | 400 | ns | Figure 72 |
| Read data hold time |  | $\mathrm{t}_{\text {¢HR }}$ | 5 | - | - | ns | Figure 72 |

$(\mathrm{Vcc}=2.7$ to 5.5 V$)$

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus cycle time | Write | $\mathrm{t}_{\mathrm{CYCW}}$ | 500 | - | - | ns | Figure 72 |
|  | Read | $\mathrm{t}_{\mathrm{CYCR}}$ | 700 | - | - | ns | Figure 72 |
| Write low-level pulse width |  | $\mathrm{PW}_{\mathrm{LW}}$ | 80 | - | - | ns | Figure 72 |
| Read low-level pulse width | $\mathrm{PW}_{\mathrm{LR}}$ | 300 | - | - | ns | Figure 72 |  |
| Write high-level pulse width | $\mathrm{PW}_{\mathrm{HW}}$ | 250 | - | - | ns | Figure 72 |  |
| Read high-level pulse width | $\mathrm{PW}_{\mathrm{HR}}$ | 300 | - | - | ns | Figure 72 |  |
| Write/Read rise/fall time | $\mathrm{t}_{\mathrm{WRr}, \text { WRf }}$ | - | - | 25 | ns | Figure 72 |  |
| Setup time (RS to $\left.\mathrm{CS}^{*}, \mathrm{WR}^{*}, \mathrm{RD}^{*}\right)$ | $\mathrm{t}_{\mathrm{As}}$ | 50 | - | - | ns | Figure 72 |  |
| Address hold time | $\mathrm{t}_{\mathrm{AH}}$ | 20 | - | - | ns | Figure 72 |  |
| Write data setup time | $\mathrm{t}_{\mathrm{DSW}}$ | 60 | - | - | ns | Figure 72 |  |
| Write data hold time | $\mathrm{t}_{\mathrm{H}}$ | 20 | - | - | ns | Figure 72 |  |
| Read data delay time | $\mathrm{t}_{\mathrm{DDR}}$ | - | - | 250 | ns | Figure 72 |  |
| Read data hold time | $\mathrm{t}_{\mathrm{DHR}}$ | 5 | - | - | ns | Figure 72 |  |

## HITACHI

Clock-synchronized Serial Interface Timing Characteristics (2.4 V)
( $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 . 4}$ to 2.7 V )

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Serial clock cycle time | Write | $\mathrm{t}_{\mathrm{sCYC}}$ | 0.5 | - | 20 | $\mu \mathrm{~s}$ | Figure 73 |
|  | Read | $\mathrm{t}_{\mathrm{scyc}}$ | 1 | - | 20 | $\mu \mathrm{~s}$ | Figure 73 |
| Serial clock high-level width | Write | $\mathrm{t}_{\mathrm{sCH}}$ | 230 | - | - | ns | Figure 73 |
|  | Read | $\mathrm{t}_{\mathrm{sCH}}$ | 480 | - | - | ns | Figure 73 |
| Serial clock low-level width | Write | $\mathrm{t}_{\mathrm{sCL}}$ | 230 | - | - | ns | Figure 73 |
|  | Read | $\mathrm{t}_{\mathrm{scL}}$ | 480 | - | - | ns | Figure 73 |
| Serial clock rise/fall time |  | $\mathrm{t}_{\mathrm{scf}} \mathrm{t}_{\mathrm{scr}}$ | - | - | 20 | ns | Figure 73 |
| Chip select setup time |  | $\mathrm{t}_{\mathrm{cSU}}$ | 60 | - | - | ns | Figure 73 |
| Chip select hold time |  | $\mathrm{t}_{\mathrm{CH}}$ | 200 | - | - | ns | Figure 73 |
| Serial input data setup time | $\mathrm{t}_{\mathrm{sISU}}$ | 100 | - | - | ns | Figure 73 |  |
| Serial input data hold time | $\mathrm{t}_{\mathrm{sIH}}$ | 100 | - | - | ns | Figure 73 |  |
| Serial output data delay time | $\mathrm{t}_{\mathrm{sOD}}$ | - | - | 400 | ns | Figure 73 |  |
| Serial output data hold time | $\mathrm{t}_{\mathrm{sOH}}$ | 5 | - | - | ns | Figure 73 |  |

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \text { to } 5.5 \mathrm{~V}\right)
$$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle time | Write | $\mathrm{t}_{\text {scyc }}$ | 0.2 | - | 20 | $\mu \mathrm{s}$ | Figure 73 |
|  | Read | $\mathrm{t}_{\text {scrc }}$ | 0.5 | - | 20 | $\mu \mathrm{s}$ | Figure 73 |
| Serial clock high-level width | Write | $\mathrm{t}_{\text {SCH }}$ | 80 | - | - | ns | Figure 73 |
|  | Read | $\mathrm{t}_{\text {sch }}$ | 230 | - | - | ns | Figure 73 |
| Serial clock low-level width | Write | $t_{\text {scl }}$ | 80 | - | - | ns | Figure 73 |
|  | Read | $\mathrm{t}_{\text {scı }}$ | 230 | - | - | ns | Figure 73 |
| Serial clock rise/fall time |  | $\mathrm{t}_{\text {scf }}, \mathrm{t}_{\text {scr }}$ | - | - | 20 | ns | Figure 73 |
| Chip select setup time |  | $\mathrm{t}_{\text {csu }}$ | 60 | - | - | ns | Figure 73 |
| Chip select hold time |  | $\mathrm{t}_{\mathrm{CH}}$ | 200 | - | - | ns | Figure 73 |
| Serial input data setup time |  | $t_{\text {SISU }}$ | 40 | - | - | ns | Figure 73 |
| Serial input data hold time |  | $\mathrm{t}_{\text {SIH }}$ | 40 | - | - | ns | Figure 73 |
| Serial output data delay time |  | $\mathrm{t}_{\text {sod }}$ | - | - | 200 | ns | Figure 73 |
| Serial output data hold time |  | $\mathrm{t}_{\text {SOH }}$ | 5 | - | - | ns | Figure 73 |


| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset low-level width | $\mathrm{t}_{\text {RES }}$ | 1 | - | - | ms | Figure 74 |

## Electrical Characteristics Notes

1. All voltage values are referred to $\mathrm{GND}=0 \mathrm{~V}$. If the LSI is used above the absolute maximum ratings, it may become permanently damaged. Using the LSI within the given electrical characteristic is strongly recommended to ensure normal operation. If these electrical characteristics are exceeded, the LSI may malfunction or exhibit poor reliability.
2. VLCD > GND must be maintained.
3. For bare die products, specified up to $85^{\circ} \mathrm{C}$.
4. For bare die products, specified by the common die shipment specification.
5. The following three circuits are I/O pin configurations (figure 65).

Pins: RESET*, CS*, E/WR*/SCL, RS, OSC1, OPOFF, IM2/1, IM0/ID, TEST


Pins: KST3 to KST0, IRQ*
PORT2 to PORT0, OSC2


Pin: RW/RD*/SDA


Figure 65 I/O Pin Configuration

Pin: DB7/KIN7 to DB4/KIN4


Pin: DB3/KIN3 to DBO/KINO


Figure 65 I/O Pin Configuration (cont)
6. The TEST pin must be grounded and the IM2/1, IM0/ID, and OPOFF pins must be grounded or connected to Vcc.
7. Corresponds to the high output for clock-synchronized serial interface.
8. Applies to the resistor value (RCOM) between power supply pins V1OUT, V2OUT, V5OUT, GND and common signal pins (COM1 to COM52, COMS1 and COMS2), and resistor value (RSEG) between power supply pins V1OUT, V3OUT, V4OUT, GND and segment signal pins (SEG1 to SEG120), when current Id is flown through all driver output pins.
9. This excludes the current flowing through pull-up MOSs and output drive MOSs.
10. This excludes the current flowing through the input/output units. The input level must be fixed high or low because through current increases if the CMOS input is left floating.
11. The following shows the relationship between the operation frequency (fosc) and current consumption (Icc) (figure 66).

## Referential data



CR oscillation frequency: fosc ( kHz )


Figure 66 Relationship between the Operation Frequency and Current Consumption
12. Each COM and SEG output voltage is within $\pm 0.15 \mathrm{~V}$ of the LCD voltage (Vcc, V1, V2, V3, V4, V5) when there is no load.
13. Applies to the external clock input (figure 67).


Figure 67 External Clock Supply
14. Applies to the internal oscillator operations using oscillation resistor Rf (figure 68).

| $\text { Rf } \sum_{<}^{\infty}$ | OSC1 OSC2 | oscillation fre ce, the wiring | uency varies ngth to these | ending on th ns should be | OSC1 and OSC2 pin nimized. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Referential data |  |  |  |  |  |
|  | External resistance (Rf) | CR oscillation frequency : fosc |  |  |  |
|  |  | $\mathrm{Vcc}=2.2 \mathrm{~V}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | $\mathrm{Vcc}=4.0 \mathrm{~V}$ | $\mathrm{Vcc}=5.0 \mathrm{~V}$ |
|  | $120 \mathrm{k} \Omega$ | 117 kHz | 130 kHz | 138 kHz | 143 kHz |
|  | $180 \mathrm{k} \Omega$ | 73 kHz | 85 kHz | 93 kHz | 98 kHz |
|  | $240 \mathrm{k} \Omega$ | 67 kHz | 73 kHz | 78 kHz | 81 kHz |
|  | $300 \mathrm{k} \Omega$ | 56 kHz | 60 kHz | 62 kHz | 63 kHz |
|  | $390 \mathrm{k} \Omega$ | 45 kHz | 48 kHz | 50 kHz | 51 kHz |
|  | $470 \mathrm{k} \Omega$ | 37 kHz | 40 kHz | 42 kHz | 43 kHz |

Figure 68 Internal Oscillation
15. Booster characteristics test circuits are shown in figure 69.


Figure 69 Booster

Referential data

$$
\text { VUP2 = VLOUT }- \text { GND; VUP3 = VLOUT }- \text { GND; VUP4 = VLOUT }- \text { GND }
$$

(i) Relation between the obtained voltage and input voltage

(ii) Relation between the obtained voltage and temperature

$\mathrm{Vci}=\mathrm{Vcc}=3.0 \mathrm{~V}$, fosc $=60 \mathrm{kHz}$, $\mathrm{lo}=30 \mu \mathrm{~A}$
$\mathrm{Vci}=\mathrm{Vcc}, \mathrm{fcp}=60 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$
(iii) Relation between the obtained voltage and capacitance

$\mathrm{Vci}=\mathrm{Vcc}=3.0 \mathrm{~V}$, fosc $=60 \mathrm{kHz}, \mathrm{lo}=30 \mu \mathrm{~A}$

$\mathrm{Vci}=\mathrm{Vcc}=3.0 \mathrm{~V}$, fosc $=60 \mathrm{kHz}, \mathrm{lo}=30 \mu \mathrm{~A}$
(iv) Relation between the obtained voltage and current


$$
\mathrm{Vci}=\mathrm{Vcc}=3.0 \mathrm{~V}, \text { fosc }=60 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}
$$

Figure 69 Booster (cont)
16. Vcc $\geq$ Vci must be maintained.

## Load Circuits

## AC Characteristics Test Load Circuits

Data bus: DB7 to DBO, SDA

Test Point O


Figure 70 Load Circuit

## HD66732

## Timing Characteristics

68-system Bus Operation


Figure 71 68-system Bus Timing

## 80-system Bus Operation



Figure 72 80-system Bus Timing

## Clock-synchronized Serial Operation



Figure 73 Clock-synchronized Serial Interface Timing

## Reset Operation



Figure 74 Reset Timing

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

## Hitachi, Ltd.

Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/
Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan)
http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) $\vdots$ http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan $\quad$ http://www.hitachi.co.jp/Sicd/indx.htm

## For further information write to:

Hitachi Semiconductor (America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9293000
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay \#20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 7359218
Fax: <852> (2) 7300281
Telex: 40815 HITEC HX

