# SINGLE PACKAGE SOLUTION, DUAL TRANSCEIVER, PROTOCOL, SUBSYSTEM

The CT2525 Series provides a complete one package interface between the MIL-STD-1553 bus and all microprocessor systems. The hybrid provides all data buffers and control registers to function as a Bus Controller or Remote Terminal. Control of the hybrid by the subsystem is through simple I/O port commands. Internal hybrid logic removes all critical timing imposed on a typical subsystem, thereby simplifying the implementation of this interface.

#### **FEATURES**

- Incorporates Transceivers, Protocol, and System Interface components into a single Hybrid package
- Functions as a Remote Terminal or Bus Controller
- Interfaces to uP as a simple peripheral unit
- Available with several options for transceivers: ±15V, ±12V, and ±5V
- Provides 2k by 16 of Double Buffered RAM storage for transmit and receive subaddresses
- Pin programmable for 8-bit or 16-bit microprocessors






Figure 1: CT252X Block Diagram





ABSOLUTE MAXIMUM RATINGS	DEVICE	LIMITS
Power Supply Voltage (Vcc)	CT2525 CT2526 CT2527 CT2528 CT2529	-0.3V to +18V -0.3V to +18V -0.3V to +7V N/A N/A
Power Supply Voltage (Vee)	CT2525 CT2526 CT2527 CT2528 CT2529	-0.3V to +18V -0.3V to +18V N/A N/A N/A
Power Supply Voltage (V∞L and VDD)	ALL	-0.3V to +7V
Receiver Differential Input (DATA CH A/B / DATA- CH A/B)	CT2528 CT2529	±20V (40V p-p) Subject to Ext Transceiver Used
Receiver Input Voltage (DATA CH A/B or DATA- CH A/B)	CT2528 CT2529	±15V Subject to Ext Transceiver Used
Transmission Duty Cycle at Tc=125°C	CT2528 CT2529	100% Subject to Ext Transceiver Used
Operating Case Temperature Range (Tc)	ALL	-55 to +125°C

Table 1: CT2525/26/27/28/29 Characterisics

PARAMETER/CONDITION	SYMBOL	MIN	TYP	MAX	UNITS
CT2525 Power Supply Voltages	Vcc Vee VccL	14.25 -14.25 4.5	15 -15 5	14.75 -15.7 5.5	> >
CT2526 Power Supply Voltages	Vcc Vee VccL	11.4 -11.4 4.5	12 -12 5	12.6 -12.6 5.5	>>>
CT2527 Power Supply Voltages	Vcc	4.5	5	5.5	٧
Total supply current 'standby' mode or transmitting at less than 1% duty cycle (e.g. 20us of transmission every 2ms or longer interval)	CT2525/26 lcc lee lccL CT2527 lcc	Note 1 Note 1	30 50 64	50 70 90	mA mA mA
Total supply current transmitting at 1MHz into a 35 ohm load at point A in Figure 1.	CT2525 lcc@25% lcc@100% CT2526 lcc@25% lcc@100%	Note 2 Note 2 Note 2 Note 2	70 200 85 240	100 260 120 315	mA mA mA
	CT2527 lcc@25% lcc@100%	Note 2 Note 2	225 535	270 610	mA mA

Note 1: lee and lccL limits do not change with mode of operation or duty cycle.

Transceiver section only.

Note 2: Decreases linearly to applicable "standby" values at zero duty cycle.

Table 2: CT2525/26/27 Transceiver Characteristics Power Supply Data (Transceiver Section)

PARAMETER/CONDITION	SYMBOL	MIN	TYP	MAX	UNITS
Differential input impedance DC to 1MHz	Zin	9K			ohms
Differential voltage range	Vdir	±20V			Vpeak
Input common mode voltage range	Vicr	±10V	-		Vpeak
Common mode rejection ratio (from point A, Figure 4)	CMRR	40			dB
Threshold characteristics (sine wave at 1MHz) NOTE: Threshold voltages refer to point A, Figure 4.	Vth1	0.8		1.1	V p-р
Filter Characteristics	Vth2 Vth3	1.5 5		8	V p-p V p-p

Table 3: CT2525/26/27 Transceiver Characteristics Electrical Characteristics (Receiver Section All Devices)

PARAMETER/CONDITION	SYMBOL	MIN	TYP	мах	UNITS
Differential output level at point B, Figure 4 (145 ohm load)	CT2525/26 Vo CT2527	26	28	35	V p-p
	Vo Vo	25	27	35	V p-p
Rise and Fall times (10% to 90% of p-p output)	Tr	100	160	300	ns
Output offset at point A in Figure 4 (35 ohm load) 2.5us after mid-bit crossing of parity bit of last word of a 660us message	Vos		±20	±75	mV peak
Differential output noise	Vnoi			10	mV p-p
Differential output impedance (inhibited) at 1MHz	Zoi	8K			ohms

Table 4: CT2525/26/27 Transceiver Characteristics
Electrical Characteristics (Transmitter Section All Devices except as noted)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>DD</sub>	Logic Supply	4.5	5.0	5.5	VDC	
V <sub>IH</sub>	Input "1"	2.0			VDC	
V <sub>IL</sub>	Input "0"			0.8	VDC	
I <sub>IL</sub>	Input I	-450		-900	uA	Note 1A
<u></u>	Input I	-600			υA	Note 1B
I <sub>IL</sub>	Input I	-50		-800	uA	Note 1C
 І <sub>ін</sub>	Input I	-500			uA	Note 1D
I <sub>IL</sub>	Input I	-25		-400	uA	Note 2A
I <sub>IH</sub>	Input I	-250			uA	Note 2B
V <sub>OH</sub>	Output "1"	2.4			VDC	Note 3A
V <sub>OL</sub>	Output "0"			0.4	VDC	Note 3B
V <sub>DD</sub>	Static I		40		mA	Note 4A
V <sub>DD</sub>	Dynamic I			170	mA	Note 4B

Conditions: Operating Temperature Range (T<sub>C</sub>) -55° to +125°C

Notes: 1. V<sub>DD</sub> = 5.5V

A. For RTAD0/1/2/3/4 and RTADPAR with  $V_{\rm IL}$  = 0.4V

B. For RTAD0/1/2/3/4 and RTADPAR with  $V_{IH} = 2.4V$ 

C. FOR BCSTEN WITH V<sub>II</sub> = 0.4V

D. FOR BCSTEN WITH V<sub>IH</sub> = 2.4V

2. All remaining inputs and I/O

 $V_{DD} = 5.5V$ 

A.  $V_{II} = 0.4V$ 

B. V<sub>IH</sub> = 2.4V

3. A. 
$$V_{DD}$$
 = 4.5V and  $I_{OH}$  = 3mA  
B.  $V_{DD}$  = 5.5V and  $I_{OL}$  = 3mA

4.  $V_{DD} = 5.5V$ 

A. Clock Input = 6MHz (40-60% Duty Cycle / TTL Levels)

All remaining Inputs = V<sub>DD</sub>

All Outputs = Open Circuit

B. During a 32 word FIFO to RAM or RAM to FIFO block Move.

Table 5: CT2525/26/27/28/29 Logic Characteristics




Figure 4: Transformer Configurations




Figure 5: Typical Interface Connections

## SINGLE HYBRID PROTOCOL SUBSYSTEM INTERFACE

#### **Key Features**

- Functional Superset of CT1800
- Downward compatible with existing designs base of CT1800
- Incorporates Transceivers, Protocol and Interface Hybrids into a single package
- Functions as a Remote Terminal or Bus Controller

#### General

The CT25XX Series provides a complete interface between the MIL-STD-1553 bus and any micro-processor system. Functioning as a superset of the CT1800 interface, the hybrid provides all data buffers and control registers necessary to implement RT and BC functions. Internal arbitration and data transfer control circuitry eliminates subsystem response requirements. All data written into or read from this interface are double buffered on a message basis. Only valid and complete receive messages are transferred into the receive RAM.

The CT25XX Series supports all 15 mode codes and all types of data transfers allowed by MIL-STD-1553B. All circuitry (excluding transceiver drivers) are CMOS, which results in very low power requirements.

Interfacing to the subsystem is simplified through the use of tri-stated input/output buffers onto the subsystem bus. Control signals basically consist of four address lines, a device select input, read strobe, write strobe, and several interrupts, the use of which are optional. The Hybrid is accessed as a memory mapped I/O port of a microprocessor system. Valid transmission and reception of data are indicated to the subsystem through the use of interrupts. This frees up the system processor from actively monitoring the port until a valid message is received.

#### **OPERATION**

The CT25XX Series (Single Package Solution) resides between a microprocessor interface and a MIL-STD-1553 data bus. The addition of two transformers and fault isolation resistors are the only external components required to complete the interface. Information on the bus is received or transmitted through the transceiver (converted from Manchester II to complimentary TTL signals and visa versa) to the protocol section. The type transceiver employed determines the actual part number. The CT2525 Series incorporates a +5VDC and ±15VDC transceiver, while the CT2526 is a+5VDC and ±12VDC type. The CT2527 is a single +5VDC only transceiver, and the CT2528 contains no transceiver allowing external single or dual transceiver use.

The protocol section internally interfaces to the transceivers. Control of the transceivers is provided by the protocol section. This is determined by which bus the command word was received on in the remote terminal mode; or in the bus controller mode, which bus was selected for transmission by the state of a bit in the operation register. The protocol section is very similar to our CT1600 series of protocol devices, with the exception that it is a single chip implementation with an extensive self-test function. An autonomous self-test can be performed either offline or on-line through the transceivers This self-test is controlled by the operation register and will be discussed thoroughly in the self-test section. The other test function is that in addition to the protocol criteria that is tested during every transmission; i.,e., proper sync character, 16 data bits, Manchester II coded, contiguous words, and odd parity, a bit per bit comparison of the contents of the parallel data will insure a higher degree of functionality of this section of the hybrid.

Data received by the protocol section will be placed in the receive FIFO buffer. Transmitted data will be taken from the transmit FIFO buffer. Other than the remote terminal address and parity, the discretes to control the resetting of the terminal flag and subsystem error bits, and a few discrete interrupts and error signals, control over the protocol section resides in the operation register of the subsystem interface section.

The subsystem interface section has primary control of the data that resides in the 2k of RAM. The RAM is segregated into two 1 k blocks of data, one contains 30 blocks of transmit data messages and the other one contains 30 blocks of receive data messages. This is not absolute since the subsystem has control of the A10 bit. Data entries to or from the RAM are arbitrated by the control logic residing in this function, and is buffered via FIFO's on the input from the protocol section and on the output to the subsystem's data bus. This guarantees that only current and valid data blocks will reside in RAM. This is true for remote terminal and bus controller applications.

Seven dedicated registers are provided to ease the interfacing with the subsystem. These will be discussed in the Register Operation section of this document. The register of primary concern to a subsystem designer is the operation register. This provides the means to accomplish data transfers to/from the RAM, as well as control of remote terminal or bus control modes of operation. All registers are accessed via simple I/O commands, utilizing A0 through A3, Device Select, and Read or Write strobes.

#### Receive Commands

When a valid receive command is received, it is first loaded into the Command Word Register. The data words associated with this command are received, validated, and loaded one by one into the RCV FIFO buffer. Once the entire message is received, and only if the complete block of data is valid, will the command word be transferred to the RCV Command Register. This block of data is then burst (by the internal controller) into the corresponding internal RAM location, which is memory mapped by the subaddress contained in the RCV Command Register. Once this operation is complete, a discrete interrupt pulse called INT #1 is sent the subsystem.

If this interrupt is used, the subsystem would read the command word from the RCV Command Register. The data could then be transferred to the OUTPUT FIFO buffer, and read by the subsystem. Each receive subaddress section of the internal RAM will contain only the most recent, valid, and complete block of data to that subaddress. This is true for Remote Terminal and Bus Controller operations.

#### **Transmit Commands**

If a valid transmit command is received, the command word is first loaded into the Command Word Register. The block of data corresponding to the subaddress of the transmit command is then transferred from the internal RAM to the XMIT FIFO buffer. Upon completion of this transfer, INT #2 is sent to the subsystem.

The transmit section of the internal RAM is generally initialized at power up and periodically updated as required.

Appropriate subsystem response to INT #2 for an RT implementation would be to read the command word from the Command Word Register. The data to this subaddress could now be refreshed in preparation for the next time it was requested to be transmitted across the 1553 bus.

#### **Mode Codes**

All 15 mode codes are serviced by the protocol section, and most do not require subsystem intervention. Discrete interrupt signals are available for each of the Synchronize (with and without data), Vector Word, Reset, and Dynamic Bus Control Acceptance mode codes. Mode command words are loaded into the Command Word Register. Separate registers are provided for the synchronize data word and the vector data words.

#### **Bus Control Operation**

Upon initialization of power to the CT25XX Series, all registers are reset. The operation register is reset to FF80H; this setting defaults to the remote terminal mode of operation with the Busy Bit set. To enter into the Bus Control Mode of operation, bit 8 of the operation register must be asserted low. While in this mode, the upper byte (8 bits) of the operation register controls Bus Control functionality. This includes TEST/NORMAL operation, RT to RT commands, BUS selection and RETRY initialization of a faulty transaction.

A typical Bus Control transaction would operate as follows: All areas of internal RAM that will be used for transmission are initialized by the subsystem with the desired data. To accomplish this, the subsystem will first WRITE to the INPUT buffer the number of words to be transferred. This information is now transferred to the internal RAM under control of the OPERATION register by specifying the subaddress bits 0-4, setting the T/R bit (bit 5) and I/O bit (bit 6) high. This will be executed by issuing an EXECUTE operation I/O command. When the transfer has been completed, the DONE interrupt will pulse low, and valid

data will now reside in this RAM location. Next, the subsystem will write the command word to COMMAND WORD #1 register. If it were an RT-to-RT transfer, the transmitting RT command word would be written into COMMAND WORD #2 register. The next register to be intitialized would be the OPERATION register. which controls which bus to transmit on and if retry will be an option. This information will be enacted upon when the subsystem issues a TRIGGER I/O command. The return status word from the remote terminal or status words for RT-to-RT transfers will reside in their appropriate registers upon the issuance of INT #1. If the RETRY option had been selected and a valid transfer had not occurred, the RETRY interrupt would have occurred instead of INT #1. Three retrys are the maximum number allowed. The retrys can be accomplished on the primary or secondary bus determined by proramming bits in the operation register.

A retry will be initiated if the retry bits are set in the OPERATION register. The criteria for attempting a retry is the the lack of a returned status word or returned mode data, or that 768usec has transpired since the start of the data transfer. A retry will not be executed if bits are set in the return status word(s); this is up to the subsystem to interpret the statuswword contents and to reinitiate the transfer if desired.

#### **Discrete Interrupts**

Twelve discrete interrupt output signals are available for the subsystem interface. Any or all of these may be used depending on subsystem requirements. Excluding the signal BUFF EF, all interrupts are low going pulse signals. Interrupt and status signals RESET, DBCREQ, and NBGT are 500ns wide nominally, and VECTOR is typically 1.5us wide. All remaining interrupts are nominally 160ns.

The output buffer empty flag (BUFF EF), which is a level, is also made available for subsystem use. When low, it indicates the output buffer is empty. See Table 6 for additional information.

#### **REGISTER SUMMARY**

Remote Terminal Command Word Register: This Register is utilized in the RT mode and is read only. It contains all valid received command words, i.e. transmit, receive, and mode command.

Receive Command Word Register: After the reception of a valid receive message, and the GOOD BLOCK interrupt has been issued, the Receive Command word will be transferred from the Remote Terminal Command Word Register to this register. The purpose of double buffering receive command words is to maximize the time a subsystem has to read this command since GOOD BLOCK comes at the end of the data transfer, and the next command word could overwrite the contents of the Remote Terminal Command Word Register. This is a READ ONLY register in RT mode.

Command Word #1 Register: This register contains the first command word to be transmitted during an RT to RT transfer, or the command word for a BC to RT, or RT to BC transfer. This register is a read or write register.

Vector Word/Command Word #2/ Associated Mode Data Register: This register is used to accomplish multiple functions in Bus Controller and Remote Terminal Modes. In BC Mode it will contain the second command word for (RT to RT) transfers, or Associated Mode Data that is required by certain mode codes; i.e., Sync (with data). When operated in the RT Mode, this register contains the Vector Word required by mode code Transmit Vector Word Command.

STATUS Word #1 Register: The utilization of this register in the BC mode is read only. It contains the returned status word for BC to RT, RT to BC mode, or the first returned status in RT to RT mode. At reset or the initiation of a bus transfer, the contents of this register will be set to all high, FFFFH.

Synchronize/Status Word #2/ Return Mode Data Register: In Bus Controller mode this register will either contain the second returned status word for RT to RT transfers or the returned mode data; i.e., BIT word or Vector word, Last Status word, or Last Command word. In BC mode this register is initialized to all highs, FFFFH. Unlike the other status word register, this does function in the RT mode, but is still read only in either mode. In RT mode it will contain the SYNC data word received in association with the Synchronize with Data Mode Code.

Operation Register: This register contains information provided by the subsystem to control the interface. This register sets up the mode of operation for the interface (BC or RT), selects the available options (BUS Select and Auto Retry), and contains information for reading or writing data to the Internal RAM. (See note below.) This register also provides software control of the DBCACC, SERVREQ, and SSERR bits of the status word. Following power-up master reset, bit 7 of this register will be set high. This bit corresponds to the busy bit of the Remote Terminal Status Word. The subsystem reads and writes to this register under I/O commands. The transfer functions defined by this register are executed by either of the two I/O EXECUTE Commands.

**Note:** The Internal RAM is divided into transmit or receive sections. In general, data is written to the transmit section and read from the receive section. However, either section may be read from or written to via the T/R bit in this register.

#### **SELF TEST**

The inclusion of simple wraparound selftest circuitry in the protocol section insures that a high percentage of coverage is attainable. Testing requires simple subsystem intervention. A word is first placed in the VECTOR WORD Register. Test bit 9 in the OPERATION Register is asserted low and the I/O TEST TRIGGER address is written. The LT LOCAL (Bit 10 of the Operation Register) determines if this will be an ON/OFF line test. OFF line tests are performed by the inclusion of digital multiplexers in front of the encoder, bypassing the transceiver,

providing a path to the decoder. The ON line tests are accomplished when not connected to a bus network, such as a maintenance test station, since this test utilizes the transceiver to provide the loop back path instead of the internal multiplexers. In this mode test words would appear on the bus. First, the primary bus will be tested with the data that resides in the VECTOR WORD Register. It is encoded then looped back, decoded and presented to the subsystem as a normal data transfer would be accomplished. This word will be stored in the RTCommand Word Register. The secondary bus is sequentially tested after the primary bus is completed, utilizing the word residing in the VECTOR WORD Register. Upon successful completion of the test, the PASS interrupt will be asserted low.

In addition to this test of the protocol section, the subsystem data handling capability is also testable via the OPERATION Register. This is accomplished by writing a message to the INPUT FIFO Buffer; this data can be placed in any location determined by the SA0 through SA4 Bits, or in either the transmit or receive section (T/R Bit). This same data can now be transferred from this RAM location to the OUTPUT FIFO Buffer and compared with the data originally written to the INPUT FIFO Buffer. Providing this type of testing provides a high degree of functional verification.

This test implementation not only verifies MIL-STD-1553 protocol compliance (proper sync character, 16 data bits, Manchester 11 coding, odd parity, and contiguous word checking), but also the inclusion of a bit by bit comparison of transmitted data has been added. The added circuitry is used to insure that the internal functional blocks, encoder, decoder, and internal control circuitry are functioning properly. The internal data path can be verified as fault free by comparing the returned data word with the supplied data. The most effective data pattern to accomplish this is HEX AA55, since each bit is toggled (8 bit internal highway) on a high/low byte basis. Total time to complete the test is 89 microseconds. TEST ENABLE (bit 9) must remain low this entire time to ensure proper operation of the self test.

## USE OF A10 AND A10IN

The standard configuration of the CT25XX Series divides the INTERNAL RAM into separate RECEIVE and TRANSMIT sections. For this configuration A10 is connected to A10IN. When A10 is high, it addresses the TRANSMIT section; when low, the RECEIVE sections. A10IN is the address input to the INTERNAL RAM.

The interface may be configured with one common section for both RECEIVE and TRANSMIT data. To configure this, A10 is not connected, and A10IN is fixed at either a logic high or low. This bit can also be controlled by the subsystem to provide double buffering of the contents of common RAM section for receive and transmit data. If A10 and A10IN are not directly connected together but gated together, then no more than 100 nsec of propogation delay should be introduced.

## NON-REGISTER OPERATIONAL COMMANDS

There are six operational commands that are not register read or write operations. These commands are summarized in Table 8. The two execute operations are dependent on the contents of the OPERATION register. The address codes for all the operational commands are summarized in the 8 bit and 16 bit I/O OPERATIONAL tables.

Name	Use
INT #1	
GOOD BLOCK (RT)	Indicates reception of a valid block of data. The RECEIVE COMMAND WORD is loaded in RCV CMD WD Register. This interrupt is issued after the new block of data is moved into the Internal RAM.
VALID (BC)	Indicates that the Bus Controller has initiated and observed a valid message transfer on the 1553 data bus.
INT #2	
VALIO TRANS (RT)	Indicates reception of a valid TRANSMIT COMMAND WORD. The TRANSMIT COMMAND WORD is loaded in CMD WD Register. Note: This interrupt does not necessarily indicate that the transmitted data was received by the bus controller.
INVALID (BC)	Indicates that the Bus Controller has initiated a message transfer on the data bus, but the message traffic has been deemed invalid.
SYNC NO DATA	Indicates recption of a valid mode command SYNCHRONIZE WITHOUT DATA.
SYNC W/DATA	Indicates reception of a valid mode command SYNCHRONIZE WITH DATA. The synchronize data word is loaded into the SYNC/STAT WD #2/RMD REGISTER. This interrupt will not be issued if a word count high or low error occurs.
DONE	This interrupt is issued in response to an I/O command from the subsystem. In response to an I/O load OUTPUT buffer command, it indicates that the complete 32 word message block (SUBADDRESS) has been loaded into the OUTPUT FIFO buffer. In response to an I/O load internal RAM from INPUT FIFO buffer command, it indicates the full message (1 to 32 WORDS) has been loaded.
	TIMING  a. In response to an I/0 load OUTPUT buffer: 16.5 to 33 usec.*  b. In response to an I/0 load RAM from INPUT buffer: 16.5 to 33 usec for 32 WORDS*, for SHORTER LOAD OPERATIONS SUBTRACT 0.5 usec per (16 bit) word, i.e., 17 usec to 0.5 usec for single word.
	*NOTE: In the unusual case where a superceding transmit command on the redundant bus occurs at the returned status time for a valid 32 word receive, simultaneously with an I/0 transfer request, the DONE interrupt may be delayed for an additional 16.5 usec.

Table 6: Discrete Interrupts Summary

Name	Use
BUFFEF	This flag may be used to speed up read data operation in response to an I/O load OUTPUT FIFO buffer command. The BUFF EF flag will go high when the first word is loaded into the OUTPUT FIFO buffer. The word may be read at that time. Please see Figure 6.
MODERESET	Indicates reception of a valid RESET mode command.
VECTOR	Indicates that a transmit VECTOR mode command has been received. VECTOR DATA is transmitted from VW/CMD WD #2/AMD Register.
DBCREQ	Indicates acceptance of DYNAMIC BUS CONTROL COMMAND REQUEST.  Note: RTU will not accept valid DBC mode command unless DBCACC bit is set low in the OPERATION Register.
RETRY	Indicates that an error has occurred in the data transfer and that a retry will be performed if the retry option is selected. If all retries that were selected fail, INVALID TRANSFER INTERRUPT would be asserted on the final failure.
SELF TEST	Indicates that the INITIATE SELF TEST mode command is being serviced.
PASS	Active low pulse output signal which indicates that a sub-system initiated self-test (on- or off-line) operation has been sucessfully completed. This interrupt will be issued approximately 90us after the self-test operation has been triggered.

Table 6: Discrete Interrupts Summary (continued)

Bit	Name	Function
0-4	SA BITS	SUBADDRESS BITS Define SUBADDRESS MESSAGE BLOCK in INTERNAL RAM.  BIT SUBADDRESS BIT 0 SA0 (LSB) 1 SAI 2 SA2 3 SA3 4 SA4 (MSB)  These bits correspond directly to 1553B definition in the command word. Although SUBADDRESSES 00000 <sub>p</sub> and
5	т⁄स віт	11111 <sub>B</sub> are illegal in 1553B, message blocks specified by them are both READABLE and WRITABLE by the SUBSYSTEM. They are not accessible from the 1553B BUS.  TRANSMIT/RECEIVE BIT points INPUT/OUTPUT OPERATIONS to either the TRANSMIT SECTION or RECEIVE SECTION of the INTERNAL RAM.

Table 7: Operation Register

Bit	Name	Function
6	I∕Ō BIT	INPUT/OUTPUT BIT DEFINES DIRECTION OF DATA TRANSFER
		<ol> <li>SET HIGH: INPUT OPERATION         An EXECUTE operation will transfer the Data currently loaded in the input FIFO buffer to the specified message block (SUBADDRESS) in the internal RAM.     </li> </ol>
		IF EXECUTE WITH RPT OPTION COMMAND is used, previously loaded data (i.e. data for which a load operation was previously executed) will be loaded to a new message block.
		Between 1 and 32 data words must be loaded in the input FIFO buffer when using an EXECUTE command with this bit set.
		<ol> <li>SET LOW: OUTPUT OPERATION EXECUTE operation will transfer a complete block of data (32 words) to the output FIFO buffer from the specified subaddress of internal RAM.</li> </ol>
7	BUSY BIT	RTU BUSY HIGH- BUSY LOW - NOT BUSY MASTER RESET SETS BIT HIGH
8	RT/BC	Remote Terminal/Bus Controller Bit. This line, when set HIGH, causes the hybrid to function as a Remote Terminal. When set LOW, it will function as a Bus Controller. Master reset sets this bit HIGH
9	Transaction/Test	Transaction/Test Mode Bit. When this bit is set high, normal transactions will be handled, eg., BC to RT, RT to BC, RT to RT. If this bit is set low and a trigger transaction is issued, the self-test will be performed for the MIL-STD-1553 protocol chip.
10	LT Local	Loop Test Local Bit (Used in conjunction with BIT 9). This signal selects the self test path. When set LOW, the internal digital path is selected. When set HIGH, the external path, including transceivers, is selected.
11	Bus Select	Bus Select (Bus Controller Only). When set high, Bus 1 is selected. When set LOW, the opposite bus, Bus 0 is selected.
12	Normal/RT-RT	Normal/Remote Terminal-Remote Terminal Bit. When set HIGH, BC to RT and RT to BC transfers are performed. When set LOW RT to RT transfers are performed. Two command words are required and two returned status words will be expected.
13	SERV REQ/ Auto-Retry (LSB)	Service Request/Auto-Retry (LSB) Bit.  RT MODE: A LOW in this bit will cause the service request bit in the status word to be set.  BC MODE: This is the LSB of the Auto-Retry options. See table on page 15, Bit 14

Table 7: Operation Register (continued)

Bit	Name	Function							
14	SERR	Subsystem F	rror/Auto-Retn	ror/Auto-Retry (MSB) Bit.					
	Auto-Retry (MSB)	RT MODE: A LOW in this bit will cause a Subsystem Error Bit in the status word to be set							
		BC MODE:		BB of the Auto-F					
		AUTO-R	ETRY OPERA	TIONS					
			selected:		on initiated on bus:				
		Bit 14	Bit 13	Primary	Secondary				
		0	0	No Retry	No Retry				
		0	1	S	P				
		1	0	P/S	P/P				
		1	1	P/S/S	P/P/P				
15	DBCACC/	Dynamic Bus	Control Accep	t/Auto-Retry Bu	s Bit				
	Auto-Retry	RT MODE:			subsystem is able				
	Other Bus		to accept control of the bus, if offered.						
		BC MODE:			invalid transfer				
					ne selected auto-				
			retry option lis		· · · · · · · · · · · · · · · · · · ·				

Table 7: Operation Register (continued)

Operation	Function
RESET	RESET INPUT/OUTPUT BUFFERS This command clears both the input and output FIFO buffers. The BUFF EF flag will go low indicating the output buffer is empty.
READ OUTPUT DATA BUFFER	READ OUTPUT FIFO READS the data moved from the INTERNAL RAM in response to an UNLOAD execute operation. The order of the data words corresponds to the same order that they would be received on the 1553B bus. That is the first data word read is the first data word following the COMMAND word. In the 8 bit mode the HIGH BYTE is read FIRST.
WRITE INPUT DATA BUFFER	WRITE INPUT FIFO WRITES the data that will be moved into the INTERNAL RAM in response to a LOAD execute operation. The order of the data words corresponds to the same order that they would be transmitted on the 1553B bus. That is the first data word written is the first data word transmitted following the status word. In 8 bit mode the HIGH BYTE is written FIRST.
EXECUTE OP.	EXECUTES OPERATION SPECIFIED IN OPERATION REGISTER  1. I/O BIT HIGH Data currently in INPUT FIFO BUFFER is loaded into the INTERNAL RAM block specified by the T/R BIT and SUBADDRESS FIELD of the OPERATION REGISTER. The INPUT BUFFER must have at least one data word. The DONE interrupt is pulsed when the operation is completed.
	2. I/O BIT LOW An entire block of data (32 words) specified by the T/R and the SUBADDRESS field of the OPERATION REGISTER is unloaded from the INTERNAL RAM into the OUTPUT FIFO BUFFER. The BUFF EF Flag goes high when the first data word is moved into the OUTPUT BUFFER. The DONE interrupt is pulsed when the complete message has been moved.

Table 8: Non-Register Operational Commands

#### EXECUTES OPERATION SPECIFIED IN OPERATION REGISTER WITH EXECUTE OP. WITH RPT OPTION REPEAT OPTION 1. I/O BIT HIGH Data previously written into the INPUT BUFFER is loaded into a new INTERNAL RAM block specified by the T/R and SUBADDRESS field of the OPERATION REGISTER. This operation allows a block of data loaded in the INPUT BUFFER to be repeatedly copied into multiple subaddresses of the INTERNAL RAM without the subsystem having to reload the data. The DONE interrupt is pulsedwwhen the operation is completed. The intent of the operation is to minimize the time required to initialize the INTERNAL RAM. 2. I/O BIT LOW Operation identical to EXECUTE OP. WITHOUT RPT opion. TRANSACTION/TEST TRIGGER TRIGGER TRANSACTION This signal executes the desired Bus Controller Function or test of the TRIGGER TEST protocol section determined by the Operation Register.

Table 8: Non-Register Operational Commands (continued)

Operation	RD	WT	DS	AD3	AD2	AD1	AD
BC AND RT MODE							
No Operation-I/O Bus Tri-stated	×	x	1	×	×	×	×
Read Operation Reg. High Byte	*P	1	0	0	0	0	1
Read Operation Reg. Low Byte	Р	1	0	0	0	0	0
Write Operation Reg. High Byte	1	Р	0	0	0	0	1
Write Operation Reg. Low Byte	1	Р	0	0	0	0	0
Read Output FIFO (High Byte First)	Р	1	0	1	1	1	0
Write Input FIFO (High Byte First)	1	Р	0	1	1	1	0
Execute Operation (Load/Unload RAM)	1	Р	0	1	0	0	0
Execute Operation with Repeat	1	Р	0	1	0	1	0
Reset Input FIFO	1	Р	0	1	0	1	1
Reset Output FIFO	1	Р	0	1	1	0	1
Reset Input and Output FIFOS	1	Р	0	1	1	0	0
Trigger Test	1	Р	0	1	0	0	1
RT MODE ONLY							
Read RT Command Word Reg. High Byte	Р	1	0	0	1	0	1
Read RT Command Word Reg. LowByte	Р	1	0	0	1	0	C
Read Receive Command Reg. High Byte	Р	1	0	0	0	1	1
Read Receive Command Reg. LowByte	Р	1	0	0	0	1	C
Read SYNC Data Reg. High Byte	Р	1	0	0	1	1	1
Read SYNC Data Reg. Low Byte	Р	1	0	0	1	1	C
Write Vector Word Reg. High Byte	1	Ρ	0	0	1	1	1
Write Vector Word Reg. Low Byte	1	Р	0	0	1	1	C

Note: When operating in 8-bit mode it is recommended that FIFO access be confined to even numbers of Read or Write operations only. Failure to conform to this can result in incorrect data being transferred to internal RAM.

Table 9: CT2525/26/27 8-Bit Mode I/O Operations

BC MODE ONLY							
Read Status Word #1 Reg. High Byte	Р	1	0	0	0	1	1
Read Status Word #1 Reg. Low Byte	₽	1	0	0	0	1	0
Read Status Word #2/RMD Reg. High Byte	P	1	0	0	1	1	1
Read Status Word #2/RMD Reg. Low Byte	Р	1	0	0	1	1	Ó
Write Command Word #1 Reg. High Byte	1	Р	0	0	0	1	1
Write Command Word #1 Reg. Low Byte	1	Р	0	0	0	1	ò
Write Command Word #2/AMD Reg. High Byte	1	P	0	Ō	1	1	1
Write Command Word #2/AMD Reg. Low Byte	1	Р	0	Ó	1	1	ò
Trigger Transaction	1	P	ñ	1	'n	Ġ	1

Table 9: CT2525/26/27 8-Bit Mode I/O Operations (continued)

Operation	RD	$\overline{\text{WT}}$	DS	AD3	AD2	AD1	ADO
RT AND BC MODE							
No Operation - I/O Bus Tri-Stated	×	x	1	x	x	x	x
Read Operation Register	*P	1	0	0	0	0	0
Write Operation Register	1	Р	0	0	0	0	0
Execute Operation (Load/Unload Ram)	1	Р	0	1	0	0	0
Execute Operation with Repeat	1	Р	0	1	0	1	0
Read Output FIFO	P	1	0	1	1	1	0
Write Input FIFO	1	Р	0	1	1	1	ō
Reset Input FIFO	1	Р	0	1	0	1	1
Reset Output FIFO	1	Р	0	1	1	0	1
Reset Input and Output FIFO	1	Р	0	1	1	0	0
Trigger Test	1	Р	0	1	0	Ō	1
RT MODE ONLY							
Read RT Command Word Register	Р	1	0	0	1	0	0
Read Receive Command Register	Р	1	0	0	0	1	Ō
Read SYNC Data Register	Р	1	ō	ō	1	1	ō
Write Vector Word Register	1	Р	0	Ō	1	1	ō
BC MODE ONLY							
Read Status Word #1 Register	Р	1	0	0	0	1	0
Read Status Word #2/RMD Register	P	1	ō	Ö	1	1	ō
Write Command Word #1 Register	1	P	Ō	ō	Ó	1	ō
Write Command Word #2/AMD Register	1	P	ō	ō	1	1	ŏ
Trigger Transaction	1	P	Ō	1	Ö	Ö	1
	*P =	Active L	ow Strol	эе			

Table 10: CT2525/26/27 16-Bit Mode I/O Operations

Flat Pack	Plug In	Signal Name	Description
16	16	V <sub>DD</sub>	Digital Supply Voltage
85	87	V <sub>DD</sub>	Digital Supply Voltage
2	2	GŇD	Digital Grounds
34	34	CASE	Case Connection
78	80	GND	Digital Grounds
38	38	VccL (A)	Transceiver A +5VDC Supply Voltage
44	44	VEE (A)	Transceiver A -15VDC Supply Voltage
43	43	Vcc (À)	Transceiver A +15VDC Supply Voltage
39	39	GND (Á)	Transceiver A Analog Ground
41	41	GND (A)	Transceiver A Digital Ground
51	53	VccL (B)	Transceiver B +5VDC Supply Voltage
45	47	VEE (B)	Transceiver B -15VDC Supply Voltage
46	48	Vcc (B)	Transceiver B +15VDC Supply Voltage
50	52	GND (B)	Transceiver B Analog Ground
48	50	GND (B)	Transceiver B Digital Ground
79	81	AD	Address Inputs
80	82	AD,	AD <sub>o</sub> - LSB
	83	AD,	AD <sub>3</sub> - MSB
81		AD <sub>2</sub>	These four signals provide the address codes
82	84	$AD_3$	that control the operation of the interface.
83	85	A10 IN	A10IN is the address input to the internal RAM.
84	86	A10 OUT	A10 OUT buffered TX/RX bit when tied to A10IN segregates the 2k by 16 RAM into two 1k by 16 blocks of memory: one for Receive,
			the other for Transmit Data.
23	23	BCSTEN	Broadcast Enable. When low, the recognition of Broadcast Command is prevented on the specified bus.
25	25	BIT DECODE	Built-In Test Decode. When held low, prevents resetting TXTO Bit, HSFAIL Bit, and LTFAIL Bit in the Bit Word (as well as TF and SSF Bits in the Status Word) upon receipt of a Transmit Bit Word Mode Command.
57	59	BUFFEF	Buffer Empty Flag - goes low when the output FIFO Buffer is empty. Will transition to the high state when the first word appears in the Buffer.

Table 11: Pin Numbers - CT2525

Flat Pack	Plug In	Signal Name	Description			
1	1	CLOCK	6 MHz Master Clock.			
42	42	DATA CHA	DATA CHANNEL A. (BUS 0). This is the combined signals, RX Data In and TX Data Out, that connect to the IN phase primary terminal of the Bus Transformer.			
40	40	DATA CHA	DATA CHANNEL A. (BUS 0) This is the combined signals RX Data In and TX Data Out, that connect to the OUT of phase primary terminal of the Bus Transformer.			
47	49	DATA CHB	Same as DATA CHA, except for Channel B. (BUS 1).			
49	51	DATA CHB	Same as DATA CHA, except for Channel B. (BUS 1).			
62	64	DB。	I/O DATA BUS. Data Bus for all SUBSYSTEM			
63	65	DB <sub>1</sub>	READ and WRITE OPERATIONS.			
64	66	$DB_2$				
65	67	$DB_3$	16 BIT MODE 8 BIT MODE			
66	68	DB <sub>4</sub>				
67	69	DB₅	$DB_0 = LSB$ $DB_0/DB_8 = LSB$			
68	70 71	DB	$DB_{15} = MSB$ $DB_{7}/DB_{15} = MSB$			
69	71	DB,				
70	72 70	DB <sub>8</sub>	When used in 8 BIT MODE the data bus must be			
71 70	73	DB,	connected as follows:			
72 73	74 75	DB <sub>10</sub>				
73 74	75 76	DB,"	DB, TO DB, DB, TO DB,			
7 <del>4</del> 75	76 77	DB <sub>12</sub>	DB, TO DB, DB, TO DB, T			
76 76	77 78	DB <sup>12</sup>	DB, TO DB, DB, TO DB, DB, TO D			
70 77	79 79	DB, <sub>4</sub> DB, <sub>5</sub>	DB <sub>3</sub> 10 DB <sub>11</sub> DB <sub>7</sub> 10 DB <sub>15</sub>			
54	56	DBCREQ	Dynamic Bus Control Request, If OPERATION			
<b>5</b> 4	30	BOOKEQ	Register bit i5 is set LOW, this line will pulse LOW in response to a Valid Dynamic Bus Control Mode Command, indicating ACCEPTANCE of Bus Control Function.			
88	90	DS	Device Select. This signal must be low before the interface can be selected for an I/O Read or Write function. The I/O Data Bus will remain tri-stated, no operations will be executed when this signal is high.			

Table 11: Pin Numbers - CT2525 (continued)

Flat Pack	Plug In	Signal Name	Description
58	60	DONE	Interrupt (See Interrupt Table for description.)
24	24	ENABLE	Enable. When held low, enables Bit Decode, Next Status, and Status Update program lines.
60	62	ÎNT #I	Good Block (RT) / VALID (BC) Interrupt (See Interrupt Table for description).
61	63	ĪNT #2	VALID Transaction (RT) / INVALID (BC) Interrupt (See Interrupt Table for description).
33	33	LTFAIL	Loop Test Fail. This line goes low if any error in the terminal's own transmitted waveform is detected or if any parity error in the hardwired RT address is detected.
3	3	MEREQ	To set the Message Error bit in the Status Word, this signal must go low within 650 nsec of INCMD going low and remain valid for the DURATION of INCMD.
55	57	MODEREST	Mode Reset. This line pulses low for 500 ns on completion of the servicing of a valid Reset Remote Terminal Mode Command.
28	28	M16/8	Programs Interface for 8 Bit or 16 Bit Data Buses. $16/\overline{8}$ = LOW (0) 8 BIT MODE $16/\overline{8}$ = HIGH (1) 16 BIT MODE
53	55	NBGT	New Bus Grant. Pulses low whenever a new command is accepted.
26	26	NEXT STATUS	Next Status. When held low, causes TF or SSF to appear in very next Status Word after fault occurrence (except for Transmit Status or Transmit Last Command).
56	58	PASS	Pass. Interrupt indicates that the protocol self- test has completed with no faults.
86	88	RD	Read Strobe. Must GO LOW together with $\overline{\text{DS}}$ to perform a READ OPERATION.  Note: $\overline{\text{WT}}$ STROBE MUST BE HIGH.
59	61	RETRY	Retry Interrupt (See Interrupt Table for description)
31	31	RESET	System MASTER Reset. When low resets all registers and INPUT/OUTPUT FIFO buffers.  Minimum Low Time for reset 0.5 usec.
17	17	RTADPAR	RT Address Parity. This must be hardwired by the user to give odd parity.

Table 11: Pin Numbers - CT2525 (continued)

Flat Pack	Plug In	Signal Name	Description
22	22	RTAD,	RT Address Lines. These should be hardwired
21	21	RTAD,	by the user. RTAD <sub>4</sub> is the most significant bit.
20	20	RTAD <sub>2</sub>	
19	1 <del>9</del>	RTAD <sub>3</sub>	
18	18	RTAD₄	
32	32	RTADER	Remote Terminal Address Error. This line goes low if an error is detected in the RT address parity of the selected receiver. Any receiver detecting an error in the RT address will turn itself off.
11	11	SA <sub>o</sub>	Subaddress. These five lines are a label for the
13	13	SA	data being transferred. Valid when INCMD is
15	15	SA,	low. SA <sub>4</sub> is the most significant bit.
14	14	SA <sub>3</sub>	ion. or a to those digital base bit.
12	12		
12	12	SA <sub>4</sub>	
52	54	SELFTEST	Self Test Interrupt indicates that the Initiate Self Test Mode Command is being served.
27	27	STATUSUPDATE	Status Update. When held low, causes TF or
	_,	STATOGOLDATE	CCE to appear in Status Mord
			SSF to appear in Status Word response to
			Transmit Status or Transmit Last Command
			issued immediately after fault occurrence.
36	36	SYNCND	Synchronize No Data Interrupt (See Interrupt Table for description).
37	37	SYNCWD	Synchronize with Data Interrupt (See Interrupt Table for description).
29	29	TEST #I	Test #1 Factory Test Point (Do not connect).
30	30	TEST #2	Test #2 Factory Test Point (Do not connect).
8	8	TX/ <del>RX</del>	Transmit/Receive. The state of this line
١	0	INIX	
			informs the subsystem whether it is to
			transmit or receive data. The signal is valid while INCMD is low.
35	35	VECTOR	Vector Interrupt (See Interrupt Table for Description).
4	4	WC <sub>o</sub>	Word Count. These Five lines specify the
5	5	wc <sub>1</sub>	requested number of Data Words to be received
7	7	wc'	
-		WC <sub>2</sub>	or transmitted. Valid when INCMD is low, WC <sub>4</sub>
9	9	wc,	is the most significant bit.
10	10	WC₄	
87	89	₩T	Write Strobe. Must GO LOW together with DS to perform a write operation. NOTE: RD must be high.
6	6	INCMD	IN COMMAND. Goes low when the interface is
"	U	MACINID	
1			servicing a valid command. Can be utilized to
			enable external firm-ware to illegalize
			subaddresses and mode command not allowed by
			some subsystem designs. NOTE: Refer to
l			MEREQ signal description for details.

Table 11: Pin Numbers - CT2525 (continued)

FP	DIP	SIGNAL CT2525	2526	2527	2528
[1]	1	6MHZCLOCK INPUT	•	•	•
[2]		GND [LOGIC]	•	•	•
[3]	3	MEREQ-	•	•	•
[4]	4	WC0	•	•	•
[5]	5	WC1	•	•	*
[6]	6	INCMD-	•	•	•
[7]	7	WC2-	•	*	•
[8]	8	T/R-	•	•	•
[9]		WC3	•	•	•
[10		WC4	•	•	•
[11		SA0	•	•	•
[12		SA4	•	•	•
[13		SA1		•	•
[14		SA3	•	•	•
[15		SA2	•	•	•
	•		•	•	•
[16		+5V [V <sub>DD</sub> ] RTADPAR	*	*	•
[17		RTADE AR	•	•	•
[18				*	•
[19		RTAD3	•	•	•
[20		RTAD2		•	•
[21		RTAD1		•	•
[22		RTADO		•	
[23		BCSTEN	•		•
[24		ENABLE-	-	•	•
[25		BITDECODE-	-		•
[26		NEXTSTATUS-	-	-	•
[27		STATUSUPDATE-		•	•
[28		MODE 16/8-		_	•
[29		TEST1	•		•
[30		TEST2	•		•
[3:		RESET-[MASTER]	•		
[32		RTADER-			•
[3:	3] 33	LTFAIL-	•	•	
[34		CASE	•	•	GND [LOGIC]
[3:		VECTOR-	*	•	•
[3		SYNCND-	*	•	•
[3]	7] 37	SYNCWD-	•	•	•
/ [3	8] 38	V <sub>cc</sub> L [TX/RX/LOGiC]	•	•	RXDATA0
<b>[3</b> ]		GŇDA	•	N/C	N/C
[4		DATA CHA-	•	•	RXDATA0-
BUS o ( [4	•	GNDA	•	OUTPUT GND A	N/C
[4:		DATA CHA	•	•	TXINHIBIT0
\ [4		+15V V <sub></sub> (A)	•	ANALOG GND A	N/C
\ [4		-15V V <sub>EE</sub> (A)	•	DIGITAL GND A	TXDATA
	45	N/C	*	•	•
ΙΧ	X] = FLAT PA	CK			
	X = DIP PACK				

Table 12: CT2526-28 Series Pinout

FP	DIP	SIGNAL CT2525	2526	2527	2528
[88]	90	DS-	•	•	•
[87]	89	WT-	•	•	•
[86]	88	RD-	*	•	•
[85]	87	+5V [V <sub>DD</sub> ]	•	•	•
[84]	86	A10 [OŬT]	•	•	•
[83]	85	A10 [IN]	•	•	•
[82]	84	AD3	•	•	•
[81]	83	AD2	•	•	•
[80]	82	AD1	*	•	•
[79]	81	AD0	*	*	*
[78]	80	GND [LOGIC]	*	•	•
[77]	79	DB15	•	*	*
[76]	78	DB14	*	•	•
[75]	77	DB13	*	•	•
[74]	76	DB12	*	•	•
[73]	75	DB11	•	•	•
[72]	74	DB10	•	•	•
[71]	73	DB9	•	•	•
[70]	72	DB8	•	•	•
[69]	71	DB7	*	•	•
[68]	70	DB6	•	•	•
[67]	69	DB5		•	
[66]	68	DB4	*	•	•
[65]	67	DB3	•	•	•
[64]	66	DB2	*	•	•
[63]	65	DB1	•	•	•
[62]	64	DBO	•	•	•
[61]	63	VALIDXMIT-/INVLDTXFR-	•	•	•
[60]	62	GOODBLK-/VALIDTXFR-	•	•	*
[59]	61	RETRY-	•	*	•
[58]	60	DONE-	•	•	•
[57]	59	BUFFEF-	•	*	•
[56]	58	PASS-	•	•	•
[55]	57	MODERESET-		*	•
[54]	56	DBCREQ-	•	•	•
[53]	55	NBGT-	•	•	•
[52]	54	SELFTEST-	*	*	•
[52] / [51]	53	V <sub>cc</sub> L (B) [TX/RX/LOGIC]		•	DVDATA1
[50]	52	GND (B)		N/C	RXDATA1-
[49]	52 51	DATA CHB-	•	IN/C	N/C
BUS 1 ( [48]	50			OUTDUT OND (D)	TXINHIBIT1
1 6 3	50 49	GND (B)	•	OUTPUT GND (B)	N/C
[47]		DATA CHB-	•	ANALOG OND (T)	RXDATA1
[46]	48	+15V (B) V <sub>cc</sub> (B)	•	ANALOG GND(B)	N/C
∖ [45]	47 46	-15V (B) V <sub>EE</sub> (B)	-	DIGITAL GND (B)	TXDATA-
	46	N/C			

Table 12: CT2526-28 Series Pinout (continued)

Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
1	N/C	26	ENABLE	51	N/C	76	DS
2	N/C	27	BITDECODE	52	DB2	77	N/C
3	6MHz [IN]	28	N/C	53	DB3	78	N/C
4	GND [LOGIC]	29	N/C	54	DB4	79	N/C
5	MEREQ	30	NEXTSTATUS	55	DB5	80	GND [LOGIC]
6	WC0	31	STATUSUPDATE	56	DB6	81	RETRY
7	WC1	32	MODE 16/8	57	DB7	82	RX DATA [IN]
8	INCMD	33	TEST1 [FACTORY	58	DB8		BUS 1
9	WC2		T.P. DO NOT	59	DB9	83	N/C
10	T∕R̄		CONNECT]	60	DB10	84	RX DATA [IN]
11	WC3	34	RESET [MASTER]	61	DB11	ĺ	BUS 1
12	WC4	35	RTADER	62	DB12	85	PASS
13	SA0	36	LTFAIL	63	DB13	86	TX INHIBIT BUS 1
14	SA4	37	SYNCND	64	DB14	87	+5V [LOGIC]
15	SA1	38	SYNCWD	65	DB15	88	GND [LOGIC]
16	SA3	39	N/C	66	GND [LOGIC]	89	TX DATA
17	SA2	40	SELFTEST	67	AD0	90	N/C
18	+5V [LOGIC]	41	NBGT	68	AD1	91	TX DATA
19	RTADPAR	42	DBCREQ	69	AD2	92	N/C
20	RTAD4	43	MODERESET	70	AD3	93	TX INHIBIT BUS 0
21	RTAD3	44	BUFFEF	71	AD10 IN	94	N/C
22	RTAD2	45	DONE	72	AD10 OUT	95	VECTOR
23	RTAD1	46	GOODBLK/	73	+5V [LOGIC]	96	RX DATA [IN]
24	RTAD0		VALIDTXFR	74	RD		BUS 0
25	BCSTEN	47	VALIDXMIT/	75	₩T	97	N/C
ļ			INVLDTXFR			98	RX DATA [IN]
		48	DBO				BUS 0
		49	DB1			99	TEST2 [FACTORY
1		50	N/C				T.P. DO NOT
							CONNECT]
						100	N/C

Table 13: CT2529 Quad Flatpack Pinout

Symbol	Parameter	Min	Тур	Max	Units	Notes
t <sub>wpw</sub>	Write Pulse Width	50		,	nsec	1, 2
t <sub>RPW</sub>	Read Pulse Width	50			nsec	3
t <sub>AS</sub>	Address Set Up Time	5		_	nsec	
t <sub>AH</sub>	Address Hold Time	5			nsec	
t <sub>DS</sub>	Write Data Set Up Time	5			nsec	
t <sub>DH</sub>	Write Data Hold Time	0	<u> </u>		nsec	2
t <sub>DA</sub>	Read Data Access Time			50	nsec	
t <sub>iPW</sub>	Interrupt Pulse Width	140	160	180	nsec	4
t <sub>REC</sub>	Recovery Time	100	187	***	nsec	

Conditions:  $(-55^{\circ}C \le T_{A} \le +125^{\circ}C) V_{CC} = +5.0V \pm 10\%$ 

Notes: 1. Write pulse width t<sub>wpw</sub> is the time when both  $\overline{DS}$  and  $\overline{WT}$  are simultaneously low. Either  $\overline{DS}$  or  $\overline{WT}$  may go low or return high first.

- 2. Write hold time:  $t_{DH} = 0$  for  $t_{WPW} \ge 450$ nsec
  - t<sub>DH</sub> = 10nsec for 50nsec < t<sub>wpw</sub> < 450nsec
- 3. Read pulse time t<sub>RPW</sub> is the time where both  $\overline{DS}$  and  $\overline{RD}$  are simultaneously low. Either  $\overline{DS}$  or  $\overline{RD}$  may go low or return high first.
- 4. Refer to "Discrete Interrupt" text for further information.

Table 14: CT2525/26/27/28 AC Electrical Characteristics




Figure 6: CT2525/26/27/28 Subsystem Interface Timing

Signal Name	Function					
A0 - A3	INPUT ADDRESS					
	AO = LSB					
	A3 = MSB					
	These four signals the interface.	provide the address codes that control the operation of				
DS	DEVICE SELECT					
	input/output interfa	n with the address signals. The ace data bus will remain tri-stated will be executed when this signal				
		of the state of the address signals.				
	DS = LOW (0) INT	ERFACE SELECTED				
	DS = HIGH (1) IN	FERFACE NOT SELECTED				
DB0-DB15	I/O DATA BUS					
		Data Bus for all SUBSYSTEM READ and WRITE OPERATIONS.				
	16 BIT MODE	8 BIT MODE				
	DB0 = LSB	DB0/DB8 = LSB				
	DB15 = MSB	DB7/DB15 = MSB				
	When used in 8 BIT MODE the data bus must be connected as follows:					
	DB0 TO DB8	DB4 TO DB12				
	DB1 TO DB9	DB5 TO DB13				
	DB2 TO DB10	DB6 TO DB14				
	DB3 TO DB11	DB7 TO DB15				
16/8	PROGRAMS INTE DATA BUSES	ERFACE FOR 8 BIT OR 16 BIT				
	$16/\overline{8} = LOW(0)$	8 BIT MODE				
	16/8 = HIGH (1)	16 BIT MODE				
MASTER RESET	SYSTEM RESET					
	When low resets all	registers and INPUT/OUTPUT				
	buffers. Minimum Lo	w Time for reset = 0.5 usec.				
WT	WRITE STROBE					
	Must GO LOW toget NOTE: RD MUST BI	her with DS to perform a WRITE OPERATION. E HIGH.				
RD	READ STROBE					
	Must GO LOW toget NOTE: WT STROBE	her with DS to perform a READ OPERATION. EMUST BE HIGH.				
INTERRUPTS	Refer to DISCRETE	INTERRUPT TABLE.				

Table 15: CT2525/26/27 Subsystem Interface Signals




Figure 7: CT252X Flowchart # 1 - Load Data into Transmit RAM




Figure 8: CT252X Flowchart # 2 - Unload Data from Receive RAM

## **PACKAGE OUTLINES**




Figure 9: Package Outline for CT2525/26/27




Figure 10: Package Outline for CT2529