

LEACH

5756

CONTROL PRODUCTS DIVISION


005756

LCH

Dual Line Driver

Model CSH-192

CSH-192



ABSOLUTE MAXIMUM RATINGS AND FUNCTIONAL OPERATING LIMITS

Parameter	Absolute Limits		Operating Limits		Units
	Min	Max	Min	Max	
- V (Negative Supply)	0	- 7	- 4.50	- 5.50	Volts
+ V (Positive Supply)	0	7	4.50	5.50	Volts
Vin (Input Voltage)	- 0.5	7.0	2.0	Vcc	Volts
fin (Input Frequency)	DC	40	0	15	Mhz
Ambient Temp. Range	- 55	+ 150	- 20	+ 100	°C

Description

The CSH-192 is a dual channel, Tristate line driver, used on balanced lines that provides a digital interface circuit operating up to 10Mb/sec. Designed to meet the type III requirements in MIL-STD-188-114A, as well as the switching/load characteristics of EIA Standard RS-485 with an exception to the lower range common mode. The device has high-current capability for driving balance lines such as twisted pairs, co-axial, or parallel-wire transmission lines, and provides a high impedance state in the power off condition. The device offers two different options for output drive and is ideal for use in secured audio, data, video communications networks and equipment applications.

Features

- Fast switching characteristics
 - 10ns rise and fall time
 - 35ns propagation delay
- +/- 7V common mode range
- Dual +/- 5Vdc power supply operation
- High output impedance in power off condition
- TTL, ECL, compatible
- 100% screened to MIL-STD-883
- Compatible with Advanced Micro Devices AM26LS32 and Texas Instruments AM26LS32 Line Receivers

ELECTRICAL CHARACTERISTICS—STATIC

Parameter	Test Conditions (Note 1)				Limits			
	Input Pins		Power Supplies					
	DIN	OE	Pos	Neg	Min	Max	Units	Notes
Logic High Input Current (I _{ih})	2.4V	2.4V	4.5V	−4.5V	4.5V	—	μA	2
Logic Low Input Current (I _{il})	0.4V	0.4V	5.5V	−5.5V	—	−1	mA	2
Input Leakage (I _l)	5.5V	5.5V	5.5V	−5.5V	—	100	μA	2
Open Circuit Output Voltage (V _o)	2.0V 0.8V	.08V 0.8V	5.5V	−5.5V		6.0	V	2
Terminated Output Voltage (V _t)	2.0V 0.8V	0.8V 0.8V	4.5V	−4.5V	2.5	6.0	V	2
V _t Balance	—	—	—	—	—	0.4	V	2
Terminated Output Offset Voltage (V _{os})	2.0V	0.8V	5.5V	−5.5V	—	0.4	V	2
V _{os} Balance	—	—	—	—	—	0.4	V	2 & 3
High Impedance Output Current (I _{oz})	2.0V 0.8V	2.0V 2.0V	4.5V	−4.5V	−100	100	μA	2
Power Off Output Current (I _x)	—	—	Gnd	Gnd	−100	100	μA	2
Positive Power Supply Current	5	5	5.5V	−5.5V		160	mA	2 & 5
Negative Power Supply Current	5	5	5.5V	−5.5V		160	mA	2 & 5
Output Drive	—	—	5.5V	−5.5V	25	50	mA	2 & 5
Power Dissipated	—	—	5.5V	−5.5V		1.76	W	2 & 5


Truth Table

Inputs		Outputs	
OE	DIN	Q	Q̄
H	X	Z	Z
L	L	L	H
L	H	H	L


INPUTS:
 H > = VINH
 L < = VINL
 X = DON'T CARE
OUTPUTS:
 Z = HIGH IMPEDANCE
 L < = - 1.0V
 H > = 1.0V

ELECTRICAL CHARACTERISTICS—SWITCHING (DYNAMIC)


Parameter	Power Supplies		Limits		Units	Notes
	Pos	Neg	Min	Max		
Propagation Delay Time Enable (tpdOE)	5.0V	-5.0V	—	35	nS	2
Output Rise Time (tr)	5.0V	-5.0V	—	10	nS	2
Output Fall Time (tf)	5.0V	-5.0V	—	10	nS	2
Propagation Delay Time Data (tpdD)	5.0V	-5.0V	—	15	nS	2




Input to Output Propagation Delay




NOTES: 7, 8




Typical Application




Output Enable Switching Times and Waveform Test Circuit



NOTES: 9, 10



Package Outline and Pin Connect



NOTES:

1. Unless otherwise specified, pins 4 and 13 shall be grounded. All voltages are specified with respect to ground. Currents entering a pin are specified as positive and currents out of a pin are specified as negative, and test conditions annotated by A — shall be open circuited.
2. Unless otherwise specified, minimum and maximums apply to the absolute value and the sign indicates polarity of voltage or current flow as specified in note 1
3. Output voltage balance shall be calculated from measured values V as follows:

$$V_{Balance} = |V_{T1} - V_{T2}|$$
4. Output voltage offset shall be calculated from measured values of Vo as follows:

$$V_{o\,Balance} = |V_{os1} - V_{os2}|$$
5. Power supply current shall be measured with a 100 ohm $\pm 10\%$ resistor between the Q & \bar{Q} pins and a 0 to 15 MHz (0 to 5 volt) square wave input to the Din pins while the enable pin of each channel is separately brought low.
6. The terminated resistance should be carefully calculated for multi-party lines. Rt is proportional and in most cases equal to the characteristic impedance of the line.
7. For Din, $t_r = t_f$ (10% to 90% points) ≤ 6.0 ns. Test frequency = 15 MHz.
8. Rt = Characteristic impedance of transmission line $\pm 10\%$.
9. For OE, $t_r = t_f$ (10% to 90% points) ≤ 6.0 ns. Test frequency ≤ 10 KHz.
10. Rt = Characteristic impedance of transmission line $\pm 10\%$.

2