

T-46-13-15

LH538000

**CMOS 8M (1M × 8 / 512K × 16)
Mask-Programmable ROM**

FEATURES

- 1,048,576 × 8 bit organization (Byte mode)
524,288 × 16 bit organization (Word mode)
- $\overline{\text{BYTE}}$ input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Power consumption:
Operating: 275 mW (MAX.)
Standby: 550 μ W (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
42-pin, 600-mil DIP
44-pin, 600-mil SOP
48-pin, 12 × 18 mm² TSOP (Type I)
64-pin, 14 × 20 mm² QFP
- X16 word-wide pinout

DESCRIPTION

The LH538000 is a mask-programmable ROM organized as 1,048,576 × 8 bits (Byte mode) or 524,288 × 16 bits (Word mode) that can be selected by $\overline{\text{BYTE}}$ input pin. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package

LH538000




Figure 3. Pin Connections for SOP Package




Figure 4. Pin Connections for TSOP Package




Figure 2. Pin Connections for QFP Package

CMOS 8M (1M × 8 / 512K × 16)
Mask-Programmable ROM

LH538000

T-46-13-15




Figure 5. LH538000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₋₁	Address Input (Byte Mode)	1
A ₀ - A ₁₈	Address input	
D ₀ - D ₁₅	Data output	
$\overline{CE}$	Chip Enable input	

SIGNAL	PIN NAME	NOTE
$\overline{OE}$	Output Enable input	
$\overline{BYTE}$	Byte/word switch	
V _{cc}	Power supply (+5 V)	
GND	Ground	

NOTE:

1. D₁₅/A₋₁ pin becomes LSB address input (A₋₁) when the bit configuration is set in byte mode, and data output (D₁₅) when in word mode. BYTE input pin selects bit configuration.

LH538000

TRUTH TABLE

T-46-13-15

$\overline{CE}$	$\overline{OE}$	BYTE	A ₁	MODE	D ₀ - D ₇	D ₈ - D ₁₅	SUPPLY CURRENT
H	X	X	X	Non selected	High-Z		Standby (I _{SB})
L	H	X	X	Non selected	High-Z		Operating (I _{CC})
L	L	H	Inhibit	Word	D ₀ - D ₇	D ₈ - D ₁₅	
L	L	L	L	Byte	D ₀ - D ₇	High-Z	
L	L	L	H	Byte	D ₈ - D ₁₅	High-Z	

NOTE:

X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V	
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input "Low" voltage	V _{IL}		-0.3	0.8	V	
Input "High" voltage	V _{IH}		2.2	V _{CC} + 0.3	V	
Output "Low" voltage	V _{OL}	I _{OL} = 2.0 mA		0.4	V	
Output "High" voltage	V _{OH}	I _{OH} = -400 μA	2.4		V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}		10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 200 ns		50	mA	2
	I _{CC2}	t _{RC} = 1 μs		40		
	I _{CC3}	t _{RC} = 200 ns		45	mA	3
	I _{CC4}	t _{RC} = 1 μs		35		
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$		3	mA	
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2 V$		100	μA	

NOTES:

1. $\overline{CE}/\overline{OE} = V_{IH}$
2. V_{IN} = V_{IH}/V_{IL}, $\overline{CE} = V_{IL}$, outputs open
3. V_{IN} = (V_{CC} - 0.2 V) or 0.2 V, $\overline{CE} = 0.2 V$, outputs open

CMOS 8M (1M × 8 / 512K × 16)
Mask-Programmable ROM

LH538000

AC CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = 0\text{ to }+70^\circ\text{C}$)

T-46-13-15

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	200		ns	
Address access time	t_{AA}		200	ns	
Chip enable time	t_{ACE}		200	ns	
Output enable time	t_{OE}		80	ns	
Output hold time	t_{OH}	5		ns	
CE to output in High-Z	t_{CHZ}		70	ns	1
OE to output in High-Z	t_{OHZ}		70	ns	

NOTE:


1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

CAPACITANCE ($V_{CC} = 5\text{ V} \pm 10\%$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_{IN}			10	pF
Output capacitance	C_{OUT}			10	pF



538000-3

Figure 6. Timing Diagram

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and GND.

LH538000

CMOS 8M (1M x 8 / 512K x 16)

Mask-Programmable ROM

ORDERING INFORMATION

T-46-13-15

