


# Digital Data Link

Preliminary

# FDE-1300-S and FDE-1300-SA 1300 nm Transmitter/Receiver Modules for FDDI

T-41-91



#### **Features**

- ☐ Full FDDI Compliance
- ☐ Standard +5 V or -5.2 V Power Supply
- ☐ Standard 16 Pin Footprint
- ☐ Dual-in-Line Plastic Package
- ☐ 0°C to +70°C Operating
  Temperature Range
- ☐ Integral ST™ Connector Coupling
- Model FDE-1300-SA is Pinout Compatible with AT&T ODL-125
- ☐ Model FDE-1300-S is Pinout Compatible with PCO DTL-1300

ST is a trademark of AT&T

## **FDDI Applications**

The FDE-1300 Fiber Optic Transmitter and Receiver Data Link Set is designed to meet or exceed all the requirements of the Physical Layer Medium Dependent (PMD) specification for the Fiber Distributed Data Interface (FDDI). Highly reliable PCO-manufactured 1300 nm surface-emitting LEDs selected for proper rise/fall time, center wavelength and spectral width are utilized in the transmitters. The receivers incorporate a PCO fabricated InGaAs/InP PIN photodiode and high speed transimpedance amplifier to meet the sensitivity and dynamic range requirements of FDDI. The receiver post-amplifier

features the specified Signal Detect function and differential emitter coupled logic (ECL) outputs. Both the FDE-1300-S and FDE-1300-SA transmitters and receivers are housed in a cost-effective 16-pin dual-in-line plastic package with integral ST™ connector and operate on standard +5 volt or -5.2 volt power supplies.

The FDE-1300-SA transmitter and receiver are pin compatible with the AT&T ODL-125 Model Data Link. The FDE-1300-S transmitter and receiver are planned for future introduction and will be pin compatible with the PCO DTL-1300 Series.

21737-0013 Rev. 1 12/6/90

### **Transmitter Operation**

T-41-91

Preliminary

The transmitter behaves logically as a differential input gate which controls a 1300 nm light emitting diode. When the DATA input voltage is greater than the DATA input voltage, the LED is ON. When the DATA signal is greater than the DATA input

voltage, the LED is OFF. In a single-ended application, the unused input pin should be biased to reference voltage VBB or biased to VCC - 1.29 volts.

## Receiver Operation

The receiver converts optical energy to a photocurrent using a high performance PIN photodiode. The photocurrent is converted to a proportional analog voltage by a transimpedance amplifier. This low level analog signal is amplified by additional gain stages and processed through a shaping filter and a comparator to generate the differential ECL output signals. Both outputs (DATA and DATA) are open emitters requiring termination to Vcc -2 volts with 50 ohms or to VEE with 510 ohms. For optimum performance both outputs should be terminated identically, even if

only one output is used.

The Signal Detect circuit monitors the level of incoming optical signal and outputs a logic LOW signal when insufficient photocurrent is produced to ensure proper operation. The Signal Detect can be used to control an external squelch circuit to gate off spurious outputs generated by the receiver when no optical input is available. The outputs are open emitter ECL requiring termination (510 ohms to VEE is recommended).

## Data Encoding

The receiver circuit utilizes capacitive interstage coupling which limits the permissible duty cycle variations in the serial data. A DC balanced optical signal generated by a scrambling or encoding

circuit is optimal for this type of data link. Unrestricted NRZ or bursty transmissions require special precautions.

## **PCB Layout Considerations**

The differential inputs to the transmitter and the differential outputs from the receiver are high speed emitter coupled logic signals. Printed circuit board interconnections should be configured in accordance with ECL design rules. The MECL System Design Handbook from Motorola, Inc. is an excellent reference. Board layouts created by CAD autorouting techniques should be reviewed

carefully. Special care should be taken with the receiver, since it is a very sensitive analog device. If the receiver outputs drive long traces or multiple loads, the use of an ECL buffer gate to isolate the receiver from transmission line reflections is recommended. A solid ground plane and low impedance power supply traces are highly recommended.

## **EMI Susceptibility**

The transmitter power supply leads should be bypassed with RF quality capacitors (0.1microfarad) close to the package. Recommended power supply filtering circuits for the receiver are shown elsewhere in this document.

The receiver circuit contains sensitive analog circuitry and is housed in a plastic package. While shielding is provided internally to the package, it is recommended that the receiver be located away from strong sources of radiated EMI.

21737-0013 Rev. 1

# Absolute Maximum Ratings

T-41-91

Parameter	Minimum	Maximum	Units °C	
Storage Temperature	-40	+100		
Operating Temperature	-40	+85	°C	
Supply Voltage	0	+6.0	V	
Input Voltage	0	+6.0	V	
Lead Soldering	-	240 °C, 10 sec	-	

# Electrical Performance Characteristics (Over Temperature Range 0°C to +70°C)

### Transmitter Electrical Interface

Parameter		Symbol	Minimum	Typical	Maximum	Units
Supply Voltage <sup>1</sup>	+5 V	Vcc	4.75	5.0	5.25	V
	-5.2 V	VEE	-5.25	-5.0	-4.75	V
Supply Current		l	-	110	140	mA
Power Dissipation		Р	_	550	735	mW
Input HIGH Voltage (Data/Data)		ViHs	Vcc -1.15	-	Vcc -0.73	V
Input LOW Voltage (Data/Data)		VILS	Vcc -1.87	-	Vcc -1.45	V
Differential Input Voltage		VDIF	0.3	-	1.1	V
Input Common Mode Voltage <sup>2</sup>		VICM	-	-	1.0	V
Reference Voltage		V <sub>BB</sub>	Vcc -1.39	Vcc -1.29	Vcc -1.17	V

These modules are designed for FDDI compliance with  $|V_{CC} - V_{EE}| = 5.0 \text{ volts } \pm 5\%$ . These modules will operate with an ECL -5.2 volt  $\pm 10\%$  power supply, but minor deviations from FDDI requirements may occur.

Permissible  $\pm V_{ICM}$  with respect to  $V_{BB}$ .

#### Receiver Electrical Interface

Parameter		Symbol	Minimum	Typical	Maximum	Units
Supply Voltage <sup>1</sup>	+5 V	Vcc	4.75	5.0	5.25	V
	-5.2 V	VEE	-5.25	-5.0	5.25	٧
Supply Current		l	-	50	70	mA
Power Dissipation		Р	-	250	370	mW
Output HIGH Voltage		Voн	Vcc -1.035	-	Vcc -0.88	V
Output LOW Voltage		Vol	Vcc -1.83	-	Vcc -1.62	V

These modules are designed for FDDI compliance with  $|V_{CC}-V_{EE}| = 5.0 \text{ volts } \pm 5\%$ . These modules will operate with an ECL -5.2 volt  $\pm 10\%$  power supply, but minor deviations from FDDI requirements may occur.

Preliminary

T-41-91

# Transmitter Performance (Over Operating Temperature Range 0°C to +70°C)

41E

		· · · · · · · · · · · · · · · · · · ·		<b>-</b> ,
Symbol	Minimum	Typical	Maximum	Units
В	DC	125	130	Mb/s
Po	-19.0	-16.0	-14.0	dBm
λο	1270	1320	1380	nm
tr	0.6	-	3.5	ns
tf	0.6	•	3.5	ns
RJ	0	-	0.70	ns
DCD	0	-	0.6	ns
DDJ	0	•	0.6	ns
_	-	-	10	%
Poff	•	•	-45.0	dBm
Δλ	-	150	-	nm
	B Po Ac tr  tf RJ DCD DDJ - Poff	B DC  Po -19.0  λc 1270  tr 0.6  tf 0.6  RJ 0  DCD 0  DDJ 0   Poff -	Symbol         Minimum         Typical           B         DC         125           Po         -19.0         -16.0           λc         1270         1320           tr         0.6         -           tf         0.6         -           RJ         0         -           DCD         0         -           DDJ         0         -           Poff         -         -	Symbol         Minimum         Typical         Maximum           B         DC         125         130           Po         -19.0         -16.0         -14.0           λc         1270         1320         1380           tr         0.6         -         3.5           tf         0.6         -         3.5           RJ         0         -         0.70           DCD         0         -         0.6           DDJ         0         -         0.6           -         -         10           Poff         -         -         -45.0

Center wavelength, spectral width, and rise/fall time are compliant with Figure 5.1 of the FDDI PMD.
 The LED is not pre-biased and turns completely off during DC operation. When operating at high data rates the finite fall time of the LED limits the off state optical output power level and the extinction ratio is the governing specification.

Receiver Performance (Over Operating Temperature Range 0°C to +70°C)


			poracaro in	ango o o t	0 1700)	
Parameter		Symbol	Minimum	Typical	Maximum	Units
Data Rate		В	1	125	130	Mb/s
Optical Input Power (BER = $2.5 \times 10^{-10}$ )	FDDI <sup>1</sup>	- P <sub>in</sub>	-31.0	•	-14.0	dBm
	PCO Test <sup>2</sup>		-33.0	-33.5		
Signal Detect	Assertion	В.	-	_	-31.0	dBm
Thresholds	Deassertion	P <sub>sd</sub>	-45.0	-		
Signal Detect Hysteresis			1.5	-		dB
Signal Detect Timing	Assertion	T <sub>sd</sub>	-	•	100	μS
	Deassertion		-	_	350	
Wavelength of Operation		-	1100	1320	1600	nm
Output Duty Cycle Distortion (p-p)		DCD	-	-	0.4	ns

<sup>&</sup>lt;sup>1</sup> FDDI Test Conditions.

<sup>&</sup>lt;sup>2</sup> When tested with 2<sup>7</sup>-1 PRBS with 50% duty cycle, optical rise/fall time of 2.5 nsec, and optimum sampling point at 125 Mbaud.

## FDE-1300-S Pin Assignments (Top View)






4 LE

Pin 10 on both the transmitter and receiver of the FDE-1300-S and FDE-1300-SA is internally connected to the metal ST™ connector coupler. Depending on application, Pin 10 should be connected to chassis or circuit ground. The data

links are designed to withstand a 15 kV pulse to the connector in accordance with IEC 801-2 without evidence of flash-over or breakdown to the circuit if Pin 10 is connected to chassis ground.


# FDE-1300-SA Pin Assignments (Top View)



737-0013 Rev. 1

# FDE-1300-S and FDE-1300-SA Outline Drawing


41E



The package provides molded-in standoffs to allow for proper cleaning beneath the part after soldering. Parts are shipped with a protective cap

to protect the optical interface during attachment to the printed circuit boards.

# FDE-1300-RX-SA Recommended De-Coupling Circuit for +5 V Operation




Connections with AMD Supernet™ Chip Set


Preliminary

T-41.91

Transmitter and Receiver printed circuit board traces for DATA/DATA should conform to ECL design rules.


4 **L**E





Supernet is a trademark of Advanced Micro Devices

21737-0013 Rev. 1 12/6/90



#### HANDLING PRECAUTIONS

Normal handling precautions for electrostatic-sensitive devices should be taken.

#### PRELIMINARY DATA

This data sheet contains preliminary data. Supplementary data will be published at a later date. PCO, Incorporated reserves the right to make changes at any time without notice.



A Subsidiary of Corning Incorporated

PCO, Inc. 20200 Sunburst Street Chatsworth, CA 91311-6289

Phone: 818/700-1233 FAX: 818/700-9047 or 818/882-7041

For further information contact your local PCO Technical Representative. For application assistance contact the PCO Application Engineering Staff.

PCO reserves the right to make changes in equipment design or specifications without notice. Information supplied by PCO is believed to be accurate and reliable. However, no responsibility is assumed by PCO for its use nor for any infringements of third parties which may result from its use. No license is granted by implication or otherwise under any patent right of PCO. Printed in the U.S.A.

21737-0013 Rev. 1 12/6/90

© 1990, PCO, Inc.