4 Mbit (x8) Small-Sector Flash

SST29SF040 / SST29VF040

Data Sheet

FEATURES:

- **Organized as 512K x8**
- **Single Voltage Read and Write Operations**
  - 4.5-5.5V-only for SST29SF040
  - 2.7-3.6V for SST29VF040
- **Superior Reliability**
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- **Low Power Consumption (typical values at 5 MHz)**
  - Active Current: 10 mA (typical)
  - Standby Current:
    30 µA (typical) for SST29SF040
    1 µA (typical) for SST29VF040
- **Sector-Erase Capability**
  - Uniform 128 Byte sectors
- **Fast Read Access Time:**
  - 55 ns for SST29SF040
  - 55 ns and 70 ns for SST29VF040
- **Latched Address and Data**
- **Fast Erase and Byte-Program:**
  - Sector-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 70 ms (typical)
  - Byte-Program Time: 14 µs (typical)
  - Chip Rewrite Time: 8 seconds (typical)
- **Automatic Write Timing**
  - Internal V_{PP} Generation
- **End-of-Write Detection**
  - Toggle Bit
  - Data# Polling
- **TTL I/O Compatibility for SST29SF040**
- **CMOS I/O Compatibility for SST29VF040**
- **JEDEC Standard**
  - Flash EEPROM Pinouts and command sets
- **Packages Available**
  - 32-lead PLCC
  - 32-lead TSOP (8mm x 14mm)

PRODUCT DESCRIPTION

The SST29SF040 and SST29VF040 are 512K x8 CMOS Small-Sector Flash (SSF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST29SF040 devices write (Program or Erase) with a 4.5-5.5V power supply. The SST29VF040 devices write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST29SF040 and SST29VF040 devices provide a maximum Byte-Program time of 20 µsec. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed endurance of at least 10,000 cycles. Data retention is rated at greater than 100 years.

The SST29SF040 and SST29VF040 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. They also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST29SF040 and SST29VF040 devices are offered in 32-lead PLCC and 32-lead TSOP packages. See Figures 1 and 2 for pin assignments.

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST29SF040 and SST29VF040 devices are controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 3).

Byte-Program Operation

The SST29SF040 and SST29VF040 devices are programmed on a byte-by-byte basis. Before programming, the sector where the byte exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 4 and 5 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The SST29SF040 and SST29VF040 offer Sector-Erase mode. The sector architecture is based on uniform sector size of 128 Bytes. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (20H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (20H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figure 8 for timing waveforms. Any commands issued during the Sector-Erase operation are ignored.

Chip-Erase Operation

The SST29SF040 and SST29VF040 devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the “1s” state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Chip-Erase command (10H) with address 555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 9 for timing diagram, and Figure 18 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST29SF040 and SST29VF040 devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ_7) and Toggle Bit (DQ_6). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ_7)

When the SST29SF040 and SST29VF040 devices are in the internal Program operation, any attempt to read DQ_7 will produce the complement of the true data. Once the Program operation is completed, DQ_7 will produce true data. Note that even though DQ_7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ_7 will produce a '0'. Once the internal Erase operation is completed, DQ_7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Data# Polling timing diagram and Figure 16 for a flowchart.

Toggle Bit (DQ_6)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating '0's and '1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Toggle Bit timing diagram and Figure 16 for a flowchart.

Data Protection

The SST29SF040 and SST29VF040 devices provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 2.5V for SST29SF040. The Write operation is inhibited when V_{DD} is less than 1.5V. for SST29VF040.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST29SF040 and SST29VF040 provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of a six-byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within T_{RC}.

Product Identification

The Product Identification mode identifies the devices as SST29SF040 or SST29VF040 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 10 for the Software ID Entry and Read timing diagram and Figure 17 for the Software ID Entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST29SF040	0001H	13H
SST29VF040	0001H	14H

T1.2 1160

Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 11 for timing waveform, and Figure 17 for a flowchart.

FUNCTIONAL BLOCK DIAGRAM





FIGURE 1: PIN ASSIGNMENTS FOR 32-LEAD PLCC



FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM)

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A_{MS}[1]-A_0	Address Inputs	To provide memory addresses. During Sector-Erase A_{MS}-A_8 address lines will select the sector.
DQ_7-DQ_0	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide power supply voltage: 4.5-5.5V for SST29SF040 2.7-3.6V for SST29VF040
V_{SS}	Ground	
NC	No Connection	Pin not connected internally

T2.4 1160

1. A_{MS} = Most significant address
   A_{MS} = A_{18} for SST29SF/VF040

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}	A_{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D_{IN}	A_{IN}
Erase	V_{IL}	V_{IH}	V_{IL}	X[1]	Sector address, XXH for Chip-Erase
Standby	V_{IH}	X	X	High Z	X
Write Inhibit	X	V_{IL}	X	High Z/ D_{OUT}	X
	X	X	V_{IH}	High Z/ D_{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 4

T3.4 1160

1. X can be V_{IL} or V_{IH}, but no other value.

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data
Byte-Program	555H	AAH	2AAH	55H	555H	A0H	BA[2]	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA_X[3]	20H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Software ID Entry[4,5]	555H	AAH	2AAH	55H	555H	90H						
Software ID Exit[6]	XXH	F0H										
Software ID Exit[6]	555H	AAH	2AAH	55H	555H	F0H						

T4.6 1160

1. Address format A_{14}-A_0 (Hex),
   Addresses A_{MS}-A_{15} can be V_{IL} or V_{IH}, but no other value, for the Command sequence for SST29SF/VF040.
   A_{MS} = Most significant address
   A_{MS} = A_{18} for SST29SF/VF040.
2. BA = Program Byte address
3. SA_X for Sector-Erase; uses A_{MS}-A_7 address lines for SST29SF/VF040
4. The device does not remain in Software Product ID mode if powered down.
5. With A_{MS}-A_1 = 0; SST Manufacturer's ID = BFH, is read with A_0 = 0,
   SST29SF040 Device ID = 13H, is read with A_0 = 1
   SST29VF040 Device ID = 14H, is read with A_0 = 1
6. Both Software ID Exit operations are equivalent

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias . . . . . -55°C to +125°C
Storage Temperature . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . -0.5V to V_{DD}+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . -2.0V to V_{DD}+2.0V
Voltage on A_9 Pin to Ground Potential . . . . . -0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C) 1.0W
Through Hold Lead Soldering Temperature (10 Seconds) . . . . . 300°C
Output Short Circuit Current[1] . . . . . 50 mA

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST29SF040

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	4.5-5.5V
Industrial	-40°C to +85°C	4.5-5.5V

OPERATING RANGE FOR SST29VF040

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	C_L = 30 pF
See Figures 12, 13, and 14	

TABLE 5: DC OPERATING CHARACTERISTICS V_{DD} = 4.5-5.5V FOR SST29SF040

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I_{DD}	Power Supply Current				Address input=V_{ILT}/V_{IHT}, at f=5 MHz, V_{DD}=V_{DD} Max
	Read		25	mA	CE#=V_{IL}, OE#=WE#=V_{IH}, all I/Os open
	Program and Erase		30	mA	CE#=WE#=V_{IL}, OE#=V_{IH}
I_{SB1}	Standby V_{DD} Current (TTL input)		3	mA	CE#=V_{IH}, V_{DD}=V_{DD} Max
I_{SB2}	Standby V_{DD} Current (CMOS input)		100	µA	CE#=V_{IHC}, V_{DD}=V_{DD} Max
I_{LI}	Input Leakage Current		1	µA	V_{IN}=GND to V_{DD}, V_{DD}=V_{DD} Max
I_{LO}	Output Leakage Current		10	µA	V_{OUT}=GND to V_{DD}, V_{DD}=V_{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V_{DD}=V_{DD} Min
V_{IH}	Input High Voltage	2.0		V	V_{DD}=V_{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V_{DD}-0.3		V	V_{DD}=V_{DD} Max
V_{OL}	Output Low Voltage		0.4	V	I_{OL}=2.1 mA, V_{DD}=V_{DD} Min
V_{OH}	Output High Voltage	2.4		V	I_{OH}=-400 µA, V_{DD}=V_{DD} Min

T5.6 1160

TABLE 6: DC OPERATING CHARACTERISTICS V_{DD} = 2.7-3.6V FOR SST29VF040

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{DD}	Power Supply Current				Address input=V_{ILT}/V_{IHT}, at f=5 MHz, V_{DD}=V_{DD} Max
	Read		25	mA	CE#=V_{IL}, OE#=WE#=V_{IH}, all I/Os open
	Program and Erase		30	mA	CE#=WE#=V_{IL}, OE#=V_{IH}
I_{SB}	Standby V_{DD} Current		15	µA	CE#=V_{IHC}, V_{DD}=V_{DD} Max
I_{LI}	Input Leakage Current		1	µA	V_{IN}=GND to V_{DD}, V_{DD}=V_{DD} Max
I_{LO}	Output Leakage Current		10	µA	V_{OUT}=GND to V_{DD}, V_{DD}=V_{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V_{DD}=V_{DD} Min
V_{IH}	Input High Voltage	0.7V_{DD}		V	V_{DD}=V_{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V_{DD}-0.3		V	V_{DD}=V_{DD} Max
V_{OL}	Output Low Voltage		0.2	V	I_{OL}=100 µA, V_{DD}=V_{DD} Min
V_{OH}	Output High Voltage	V_{DD}-0.2		V	I_{OH}=-100 µA, V_{DD}=V_{DD} Min

T6.8 1160

TABLE 7: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}$[1]	Power-up to Read Operation	100	µs
$T_{PU-WRITE}$[1]	Power-up to Program/Erase Operation	100	µs

T7.1 1160

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
$C_{I/O}$[1]	I/O Pin Capacitance	$V_{I/O}$ = 0V	12 pF
C_{IN}[1]	Input Capacitance	V_{IN} = 0V	6 pF

T8.1 1160

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N_{END}[1]	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}[1]	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}[1]	Latch Up	100 + I_{DD}	mA	JEDEC Standard 78

T9.2 1160

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

AC CHARACTERISTICS

TABLE 10: READ CYCLE TIMING PARAMETERS
V_{DD} = 4.5-5.5V FOR SST29SF040 AND 2.7-3.6V FOR SST29VF040

Symbol	Parameter	SST29SF/VF040-55		SST29VF040-70		Units
		Min	Max	Min	Max	
T_{RC}	Read Cycle Time	55		70		ns
T_{CE}	Chip Enable Access Time		55		70	ns
T_{AA}	Address Access Time		55		70	ns
T_{OE}	Output Enable Access Time		30		35	ns
T_{CLZ}[1]	CE# Low to Active Output	0		0		ns
T_{OLZ}[1]	OE# Low to Active Output	0		0		ns
T_{CHZ}[1]	CE# High to High-Z Output		20		25	ns
T_{OHZ}[1]	OE# High to High-Z Output		20		25	ns
T_{OH}[1]	Output Hold from Address Change	0		0		ns

T10.9 1160

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 11: PROGRAM/ERASE CYCLE TIMING PARAMETERS
V_{DD} = 4.5-5.5V FOR SST29SF040 AND 2.7-3.6V FOR SST29VF040

Symbol	Parameter	Min	Max	Units
T_{BP}	Byte-Program Time		20	µs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	30		ns
T_{CS}	WE# and CE# Setup Time	0		ns
T_{CH}	WE# and CE# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEH}	OE# High Hold Time	10		ns
T_{CP}	CE# Pulse Width	40		ns
T_{WP}	WE# Pulse Width	40		ns
T_{WPH}[1]	WE# Pulse Width High	30		ns
T_{CPH}[1]	CE# Pulse Width High	30		ns
T_{DS}	Data Setup Time	40		ns
T_{DH}[1]	Data Hold Time	0		ns
T_{IDA}[1]	Software ID Access and Exit Time		150	ns
T_{SE}	Sector-Erase		25	ms
T_{SCE}	Chip-Erase		100	ms

T11.8 1160

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Note: A_{MS} = Most Significant Address
$A_{MS} = A_{18}$ for SST29SF/VF040

FIGURE 3: READ CYCLE TIMING DIAGRAM



Note: A_{MS} = Most Significant Address
$A_{MS} = A_{18}$ for SST29SF/VF040

FIGURE 4: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Note: A_{MS} = Most Significant Address
$A_{MS} = A_{18}$ for SST29SF/VF040

FIGURE 5: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Note: A_{MS} = Most Significant Address
$A_{MS} = A_{18}$ for SST29SF/VF040

FIGURE 6: DATA# POLLING TIMING DIAGRAM



Note: A_{MS} = Most Significant Address
A_{MS} = A_{18} for SST29SF/VF040

FIGURE 7: TOGGLE BIT TIMING DIAGRAM



Note: The device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 11)
A_{MS} = Most significant address
A_{MS} = A_{18} for SST29SF/VF040

FIGURE 8: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met. (See Table 11)

Note: A_{MS} = Most Significant Address
A_{MS} = A_{18} for SST29SF/VF040

FIGURE 9: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



Note: Device ID = 13H for SST29SF040
14H for SST29VF040

FIGURE 10: SOFTWARE ID ENTRY AND READ



FIGURE 11: SOFTWARE ID EXIT AND RESET



AC test inputs are driven at V_{IHT} (3.0 V) for a logic "1" and V_{ILT} (0 V) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (1.5 V) and V_{OT} (1.5 V). Input rise and fall times (10% ↔ 90%) are <10 ns.

Note: V_{IT} - V_{INPUT} Test
V_{OT} - V_{OUTPUT} Test
V_{IHT} - V_{INPUT} HIGH Test
V_{ILT} - V_{INPUT} LOW Test

FIGURE 12: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST29SF040



AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic "1" and V_{ILT} (0.1 V_{DD}) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% ↔ 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test
V_{OT} - V_{OUTPUT} Test
V_{IHT} - V_{INPUT} HIGH Test
V_{ILT} - V_{INPUT} LOW Test

FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST29VF040



FIGURE 14: TEST LOAD EXAMPLES



FIGURE 15: BYTE-PROGRAM ALGORITHM



FIGURE 16: WAIT OPTIONS



FIGURE 17: SOFTWARE ID COMMAND FLOWCHARTS



FIGURE 18: ERASE COMMAND SEQUENCE

PRODUCT ORDERING INFORMATION



Valid combinations for SST29SF040

SST29SF040-55-4C-NH	SST29SF040-55-4C-WH
SST29SF040-55-4C-NHE	SST29SF040-55-4C-WHE
SST29SF040-55-4I-NH	SST29SF040-55-4I-WH
SST29SF040-55-4I-NHE	SST29SF040-55-4I-WHE

Valid combinations for SST29VF040

SST29VF040-55-4C-NH	SST29VF040-55-4C-WH
SST29VF040-55-4C-NHE	SST29VF040-55-4C-WHE
SST29VF040-70-4C-NH	SST29VF040-70-4C-WH
SST29VF040-70-4C-NHE	SST29VF040-70-4C-WHE
SST29VF040-55-4I-NH	SST29VF040-55-4I-WH
SST29VF040-55-4I-NHE	SST29VF040-55-4I-WHE
SST29VF040-70-4I-NH	SST29VF040-70-4I-WH
SST29VF040-70-4I-NHE	SST29VF040-70-4I-WHE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

PACKAGING DIAGRAMS



Note: 1. Complies with JEDEC publication 95 MS-016 AE dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in inches (max/min).
3. Dimensions do not include mold flash. Maximum allowable mold flash is .008 inches.
4. Coplanarity: 4 mils.

32-plcc-NH-3

32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC)
SST PACKAGE CODE: NH



Note: 1. Complies with JEDEC publication 95 MO-142 BA dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in millimeters (max/min).
3. Coplanarity: 0.1 mm
4. Maximum allowable mold flash is 0.15 mm at the package ends, and 0.25 mm between leads.

32-tsop-WH-7

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM
SST PACKAGE CODE: WH

TABLE 12: REVISION HISTORY

Number	Description	Date
05	• 2002 Data Book	May 2002
06	• Removed 512 Kbit, 1 Mbit, and 2 Mbit parts • Commercial temperature and 70 ns parts removed • PH package is no longer offered • Part number changes - see page 20 for additional information • Changes to Tables 5 and 6 on page 7 and page 8: – Clarified Test Conditions for Power Supply Current and Read parameters – Clarified I_{DD} Write to be Program and Erase – Corrected I_{DD} Program and Erase from 20 mA to 30 mA – Corrected I_{DD} Read from 20 mA to 25 mA • Clarified measurement reference points V_{IT} and V_{OT} to be 1.5V instead of $1.5V_{DD}$ • Corrected the V_{OL} test condition I_{OL} to be 2.1 mA instead of 2.1 µA in Table 5 on page 7	Mar 2003
07	• Corrected the Test Conditions for the Read Parameter in Table 5 on page 7	Apr 2003
08	• Added Commercial temperatures for all packages (See page 20 for details)	Aug 2003
09	• 2004 Data Book • Changed status to “Data Sheet”	Dec 2003
10	• Added 70 ns technical data and MPNs for SST29VF040 only	Feb 2004