Am2167

16,384x1 Static RAM

DISTINCTIVE CHARACTERISTICS

- High speed access times as fast as 35 ns maximum
- Automatic power down when deselected
- Low power dissipation
 - Am2167: 660 mW active, 110 mW power down
- · High output drive
 - Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels
- No power-on current surge


GENERAL DESCRIPTION

The Am2167 is a high-performance, 16,384-bit, static, read/write, random-access memory. It is organized as 16,384 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to six standard Schottky TTL loads or up to seven standard TTL loads.

Only a single +5-volt power supply is required. When deselected ($\overline{\text{CE}} \gg V_{IH}$), the Am2167 automatically enters a power-down mode which reduces power dissipation by 80%.

Data In and Data Out use separate pins and are the same polarity allowing them to be connected together for operation in a common data bus environment. Data Out is a three-state output allowing similar devices to be wire-OR'd together.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

Part Number	Am2167-35	Am2167-45	Am2167-55	70 120 (160 mil)		
Maximum Access Time (ns)	35	45	55			
Maximum Active Current (mA)	120	120 (160 mil)	120 (160 mil)			
Maximum Standby Current (mA)	20	20 (30 mil)	20 (30 mil)	20 (30 mil)		
Full Military Operating Range Version	No	Yes	Yes	Yes		


4-62


■ 8077984 0000054 362 ■

CONNECTION DIAGRAMS

Top View

DIPs






Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

Address Designators					
External	Internal				
A ₀	A ₁				
A ₁	A ₆				
A ₂	A ₂				
А3	A ₅				
A4	А3				
A ₅	A ₀				
A ₆	A4				
A ₇	A ₁₃				
A8	A ₁₀				
Ag	A ₆				
A ₁₀	A ₁₁				
A ₁₁	A ₉				
A ₁₂	A ₁₂				
A ₁₃	Α7				



Die Size: 0.121" x 0.249"

🗷 8077984 0000055 2T9 🔜


Am2167

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



	Valid Combinations						
AM2167-35	AM2167-35 PC, PCB, DC, DCB, LC, LCB						
AM2167-45							
AM2167-55	PD, PCB, DC, DCB						
AM2167-70	7						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

8077984 0000056 135

4-64


Am2167

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



v	alid Combinations	
AM2167-45		
AM2167-55	/BRA, /BUA	
AM2167-70		

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A₀ - A₁₃ Address (inputs)

The address input lines select the RAM location to be read or written.

Chip Enable (Input, Active LOW)

The Chip Enable selects the memory device.

Write Enable (Input, Active LOW)

When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.

Data (Input) DIN

This pin issued for entering data during write operation.

DOUT Data (Output, Three State)

This pin is three state during write operation. It becomes active when CE is LOW and WE is HIGH.

V_{CC} Power Supply

Vss Ground

8077984 0000057 071 -

Am2167

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
Signal Voltages with	
Respect to Ground	3.5 V to +7.0 V
Power Dissipation	1.2 W
DC Output Current	50 mA

Maximum rating are to be for system design reference, parameters given may not be 100% tested by AMD.

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 4)

(T _A) 0 to +70°C +4.5 V to +5.5 V
(T _A)55 to +125°C+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) (Note 4)

Barranatar	Parameter		Am2	167-35	Am2167-45, Am2167-55, Am2167-70			
Parameter Symbol	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
Іон	Output HIGH Current			-4		-4		mA
	0.1.1.0.1.0		COM'L	16		16		mA
1 _{OL} Output LOW Current V _{OL} ≈ 0.4 V		VOL = 0.4 V	MIL			12		100
VIH	Input HIGH Voltage		2.2	6.0	2.2	6.0	٧	
VIL	Input LOW Voltage		-2.5	8.0	-2.5	0.8	٧	
1 ₁ X	Input Load Current	V _{SS} ≤ V _I ≤ V _{CC}	-10	10	-10	10	μΑ	
ioz	Output Leakage Current	GND ≤ V _C ≤ V _{CC} Output Disabled		-50	50	-50	50	μΑ
C ₁	Input Capacitance	Test Frequency = 1.0 MHz			5		5	pF
Co	Output Capacitance	TA = 25°C, All pins at 0 V, \	/ _{CC} = 5 V (Note 9)		6		6]
lcc	V _{CC} Operating	rating Max V _{CC} , CE ≤ V _{IL}	Max Vcc CE € VII COM'L		120		120	mA
100	Supply Current Output Open		MIL		N/A		160	1
lon	Automatic CE Power MAX V _{CC} , (CE ≥ V _{IH})		COM, F		20		20	mA
^I SB	Down Current	(Note 3)	MIL		N/A		30] ''''

- Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified IOL/IOH and 30 pF load capacitance. Output timing reference is 1.5 V.
 - The Internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and
 either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal
 that terminates the write.
 - .3. A pull-up resistor to VCC on the CE input is required to keep the device deselected during VCC power up. Otherwise ISB will exceed values given
 - 4. For test and correlation purposes, ambient temperature is defined as the "Instant-on" case temperature.
 - 5. The device must be selected during the previous cycle. Otherwise tAA and tRC are equivalent to tACS.
 - 6. Transition is measured ±500 mV from steady state voltage with load specified in Figure 2 for tHZ, tLZ, tOW and tWZ.
 - 7. WE is HIGH for read cycle.
 - 8. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
 - Parameter not 100% tested. Guaranteed by characterization.

	ппппппбА	

4-66


Am2167

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)


	_	Parameter Description		Am21	Am2167-35		Am2167-45		Am2167-55		Am2167-70	
No.	Parameter Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
REA	D CYCLE											
1	^t RC	Address Valid to Address Do Not Care Time (Read Cycle Time) (Note 5)		30		40		50		70		ns
2	†AA	Address Valid to Data Out Valid Delay (Address Access Time) (Note 5)			30		40		50		70	ns
3	tacs	Chip Enable LOW to Data Out Valid (Chip Enable Access Time)			35		45		55		70	ns
4	tLZ	Chip Enable LOW to Data Out On (Note	s 6, 9)	5		5		5		5	<u> </u>	ns
5	tHZ	Chip Enable HIGH to Data Out Off (Note	es 6, 9)	0	20	0	25	0	30	0	40	ns
		Output hold time from address change	COM'L	3		3		3		3		ns
6	tон	Output hold time from address change	MIL	1		1		1		1	L	ns
7	tpD	Chip Enable HIGH to Power Down Delay (Note 9)		1	25		30		30		55	ns
8	tρυ	Chip Enable LOW to Power Up Delay (Note 9)		0	Ĭ	0		0		0		ns
WR	ITE CYCLE											
9	†wc	Address Valid to Address Do Not Care (Write Cycle Time)		30		40		50		70		ns
10	twp	Write Enable LOW to Write Enable HIGH	1 (Note 2)	20		20	l	25	1	40		ns
11	twn	Write Enable HIGH to Address		0	1	0		0		0		ns
12	twz	Write Enable LOW to Output in HIGH Z	(Notes 6 & 9)	0	20	0	20	0	25	0	35	ns
13	tow	Data In Valid to Write Enable HIGH		15		15		20		30		ns
14	toH	Data Hold Time		5		5		5		5		ns
15	^t AS1	Address Valid to Write Enable LOW (WE Controlled Write)		5		5		5		5		ns
,3	tAS2	Address Valid to Write Enable LOW (CE Controlled Write)		0		0		0		0		ns
16	tcw	Chip Enable LOW to Write Enable HIGH	(Note 2)	30		40		50		55	ļ	ns
17	tow	Write Enable HIGH to Output in LOW Z	(Notes 6 & 9)	0	Ι	0		0	<u> </u>	0	<u> </u>	ns
18	taw	Address Valid to End of Write		30		40		50		70	İ	ns

Notes: See notes following DC Characteristics table.

SWITCHING TEST CIRCUITS



A. Output Load




B. Output Load for tHZ, tLZ, tOW, tWZ


8077984 0000059 944 🞟

Am27C010


SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS





Read Cycle No. 1 (Notes 5, 7)



Read Cycle No. 2 (Notes 7, 8)


Notes: See notes following DC Characteristics table.

8077984 0000060 666


4-68

Am2167

SWITCHING WAVEFORMS (Cont'd.)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CE Controlled)

Note: If $\overline{\text{CE}}$ goes high simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

8077984 0000061 5T2 📼

TYPICAL PERFORMANCE CURVES

