# **ADC-1600 Four Microsecond** 16-Bit Analog to Digital Converter

# DESCRIPTION


The ADC-1600 is a state of the art, very high speed sixteen bit analog to digital converter. This device will resolve an input signal to a corresponding digital word in as fast as four microseconds.

# **OPERATION**


A negative going pulse with a minimum width of 50 nanoseconds to start convert input (Pin 18) will initiate the conversion cycle. This pulse must be TTL compatible and capable of driving one load. On the leading edge of the start convert pulse the busy output will switch to a HI state and conversion will start automatically. At the end of conversion, the busy output goes from HI to LO. At this time, the conversion is completed and the latched parallel digital word is updated.

# **FEATURES**

- 16 bits resolution
- Converts as fast as 4 μs
- TRI-STATE outputs (byte segmented)



# **FUNCTIONAL BLOCK DIAGRAM**



(Typical @ 25°C, ±15V and +5V Supplies Unless Otherwise Specified)

Parameter ADC-1600-	4-0S-S 4-0S-D	4-2S-S	4-5S-S	Units	
RESOLUTION	16	16	16	bits	
ACCURACY Quantizing Error Nonlinearity Error Input Signal Resolution Noise (Ref. to input)	±½ ±15 15 100	±½ ±15 15 300	±½ ±15 15 240	LSB ppm ppm µV p-p	
STABILITY Offset vs. Temperature Gain vs. Temperature Nonlinearity vs. Temperature Power Supply Sensitivity Long Term Stability Warm-Up Time	±7 ±7 ±2 ±.002 ±30 5	±7 ±7 ±2 ±.002 ±30 5		ppm/° C ppm/° C ppm/° C %/% \( \Delta \) Vs ppm/mo. minutes	
CONVERSION TIME S/H in Sample Mode S/H Functioning	4 Ñ/A	4 6	4 9	μS μS	
ANALOG INPUT Input Voltage Range Input Overload Input Impedence	±10 ±15 1000	±10 ±15 1000	±10 ±15 1000	Volts Volts MΩ	
LOGIC INPUTS Start Convert — TTL negative automatically. Sample & Hold (TTL Contro "One TTL load is — 1.6 mA note that the control of the con	olled) — LO for samplinax. @ LO (+0.4 V) a  TTL Compatible 5 TTL Fanout, Byte	e mode; HI for h and 40 μA max. ( Seamented TRI	nold möde; 1 <sup>-</sup> @ HI (+2.4 Vo	TTI load	
States Busy Output Code	LO = 0 TO +.4; HI = +2.4 to +5 Volts HI during Conversion; LO otherwise Obin or Cobin*				
TEMPERATURE RANGE Operating Storage	0 to +70 -10 to +85	0 to +70 -10 to +85	0 to +70 -10 to +85	_	
POWER SUPPLY Voltage	±15, ±3 +5, ±5	±15, ±3 +5, ±5	±15, ±3 +5, ±5	Volts, % Volts, %	
Current +15V Supply -15V Supply +5V Supply	255 240 350	315 300 350	315 300 350	mA mA mA	
Shielding	RFI Six-Sides	,			

# **SAMPLE & HOLD**

The Sample and Hold is controlled by a TTL Logic Control Signal which must be externally generated. When the Control Signal is LO, the S&H acts as a unity gain amplifier, tracking the Input Voltage, when HI the S&H holds and freezes the input signal.

# HANDLING OF GROUNDS

Proper grounding procedures are essential for maximum efficiency, minimization of noise and interference. There are three grounds in the ADC-1600, common ground, analog ground, and logic ground. The common ground is the +15V and -15V return. The analog ground is the input signal return. The logic ground is the +5V logic supply return which carries switching currents that may interfere with proper operation of the ADC-1600 if not hooked up back at the supplies as shown in figure 2. The case of the ADC-1600 is connected to the Pin "9", at the connector and should be connected to analog ground. All the connections should be utilized.

#### **OUTPUTS**

The latched outputs are byte segmented and may be enabled separately for connection to a TRI-STATE BUSS. A HI State on the enable pin causes the 8 outputs (8 MSB's or 8 LSB's) to appear as a high impedence. A low state enables the outputs. Converter operation is independent of these output controls.


**EMI Five-Sides** 

Internal

Reference

<sup>\*</sup>code is normally Obin specify suffix-1 for Cobin.

# **TIMING DIAGRAM**



# PIN DESIGNATION

1 2 3 4 5 6 7 8 9 10 11 12 13	+15V -15V COMMON MSB ENABLE ANALOG GROUND V IN N/C N/C CASE N/C N/C N/C N/C N/C	В	+15V -15V COMMON LSB ENABLE "LO to ENABLE" N/C N/C N/C N/C N/C N/C Bit 4 Bit 5 Bit 6 Bit 7
14	N/C	R	Bit 8
15	SAMPLE & HOLD		
	CONTROL	S	Bit 9
16	+5 Volts	T	Bit 10
17	LOGIC GROUND	U	Bit 11
18	START	٧	Bit 12
19	STATUS	W	Bit 13
20	MSB	Х	Bit 14
21	Bit 2	Υ	Bit 15
22	Bit 3	Ζ	LSB ·


# CODING TABLE—OFFSET BINARY


	MSB 1	2	3	. 14	15	16
+(FS-1 LSB) = +9.9997V	1	1	1	1	1	1
ov	1	0	0	0	0	0
-FS = -10.000V	0	0	0	0	0	0
Resolution #Step 16 bits 65,53			<sub>½</sub> n 000153	10	SB for V Spa 52.6 μ'	n

# CODING TABLE—COMPLEMENTARY OFFSET BINARY

Analog Input	MSB	Data	Output	(Bits)	LS	SB
(FS = full scale)	. 1	2	3	. 14	. 15	16
+(FS-1 LSB) = +9.9997V	0	0	0	0	0	0
+½ FS= +5.000V	0	0	1	1	1	1
+1 LSB =+305 μV	0	1	1	1	1	0
0 = 0V	0	1	1	1	1	1
-1 LSB = -305 μV	1	0	0	0	0	0
-½ FS = -5.000V	1	0	1	1	1	1
-FS = -10.000V	1	1	1	1	1	1
The least-significant-bit (LSB) weight is:						
#Step	os			L	SB fo	r
Resolution 2 <sup>n</sup>	2n`		½ <b>n</b>	10	V Spa	n
16 bits 65,53	65,535		000153		52.6 μ\	

# **RECOMMENDED HOOK-UP**





# **ORDERING INFORMATION** SPECIFY - - - - - ADC-1600-4

SAMPLE & HOLD OPTION	<u>Enter</u>	
No sample & hold	08	
2 μs, .006%	<b>2</b> S	
5 μs, .0007%	58	
INPUT OPTION*	Enter	
Differential	Ď	
Single ended	<b>S</b> .	
CODE OP	TION Ente	<u>r_</u>
Cobin	1	

\*NOTE: Differential inputs are available only if no S/H is necessary. There is no additional charge for differential VS. single ended input.

WITHOUT SAMPLE & HOLD	WITH SAMPLE & HOLD			
MODEL CONV. TIME	MODEL CONV. TIME			
ADC-1600-4-0S-S 4 μsec. ADC-1600-4-0S-D 4 μsec.	ADC-1600-4-2S-S 6 μsec. ADC-1600-4-5S-S 9 μsec.			

3-0383



2270 MARTIN AVENUE, SANTA CLARA, CALIFORNIA 95050-2781 TELEPHONE (408) 988-4930 TWX 910-338-2213