Programmable Skew PLL Clock Driver TurboClock™

QS5991 QS5992 QS5993

FEATURES/BENEFITS

- · 4 pairs of programmable skew outputs
- Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- · Synchronous output enable
- Output frequency: 3.75MHz to 110MHz
- 2x, 4x, 1/2, and 1/4 outputs
- QS599X family provides following products: QS5991: 5V, with TTL outputs in PLCC QS5992: 5V, with CMOS outputs in PLCC QS5993: 5V, with TTL outputs in QSOP
- · 3 skew grades:

QS599X-2: t_{SKEW0} <250ps QS599X-5: t_{SKEW0} <500ps QS599X-7: t_{SKEW0} <750ps

- · 3-level inputs for skew and PLL range control
- PLL bypass for DC testing
- · External feedback, internal loop filter
- 46mA I_{OI} high drive outputs
- · Low Jitter: < 200ps peak-to-peak
- Outputs drive 50Ω terminated lines
- Pin-compatible with Cypress CY7B991 and CY7B992
- · Industrial temperature range
- Available in 32-pin PLCC and 28-pin QSOP

DESCRIPTION

The QS599X family is a high fanout PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The QS5991 and QS5992 each have 8 programmable skew outputs in 4 banks of 2, while the QS5993 has 6 programmable skew outputs and 2 zero skew outputs. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

The QS599X family maintains Cypress CY7B99X compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (V_{CCQ}/PE). When the GND/sOE pin is held low, all the outputs are synchronously enabled (CY7B99X compatibility). However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.

Furthermore, when the $V_{\rm CCQ}/{\rm PE}$ is held high, all the outputs are synchronized with the positive edge of the REF clock input (CY7B99X compatibility). When $V_{\rm CCQ}/{\rm PE}$ is held low, all the outputs are synchronized with the negative edge of REF.

Figure 1. Logic Block Diagram




Figure 2. Pin Configuration (All Pins Top View)




Table 1. Pin Definitions

Pin Name	Туре	Definition
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST ⁽¹⁾	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew selections (see Table 3) remain in effect. Set LOW for normal operation.
GND/sOE ⁽¹⁾	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q0 and 3Q1) in a LOW state - 3Q0 or 3Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0]=LL. Set GND/sOE LOW for normal operation.
V _{CCQ} /PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock.
nF[1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. See Table 2.
nQ[1:0]	OUT	4 banks of 2 outputs, with programmable skew. On the QS5993, 4Q1:0 are fixed zero skew outputs.
V_{CCN}	PWR	Power supply for output buffers
V_{CCQ}	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

Note

PROGRAMMABLE SKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit t_U which is of the order of a nanosecond (see Table 2). There are 9 skew configurations available for each output pair. These configurations are choosen by the nF1:0 control pins. In order to minimize the

number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Skew Selection Table (Table 3) shows how to select specific skew taps by using the nF1:0 control pins.

^{1.} When TEST=MID and GND/sOE=HIGH, PLL remains active with nF[1:0]=LL functioning as an output disable control for individual output banks. Skew selections (see Table 3) remain in effect unless nF[1:0]=LL.

EXTERNAL FEEDBACK

By providing external feedback, the QS599X family gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

Table 2. PLL Programmable Skew Range and Resolution Table

	FS = Low	FS = Mid	FS = High	Comments
Timing unit calculation (t _U)	1/(44xF _{NOM})	1/(26xF _{NOM})	1/(16xF _{NOM})	
VCO Frequency range (F _{NOM})(1,2)	15 to 35MHz	25 to 60MHz	40 to 110MHz	
Skew adjustment range(3)				
Max adjustment:	±9.09ns	±9.23ns,	±9.38ns,	ns
	±49°,	±83°,	±135°,	Phase degrees
	±14%	±23%	±37%	% of cycle time
Example 1, F _{NOM} = 15MHz	$t_{\rm U} = 1.52 \rm ns$	_		
Example 2, $F_{NOM} = 25MHz$	$t_{U} = 0.91 \text{ ns}$	$t_{U} = 1.54 \text{ ns}$		
Example 3, F _{NOM} = 30MHz	$t_{\rm U} = 0.76 \; \rm ns$	$t_{\rm U} = 1.28 \; \rm ns$	_	
Example 4, F _{NOM} = 40MHz		$t_{\rm U} = 0.96 \; \rm ns$	$t_{\rm U} = 1.56 \rm ns$	
Example 5, F _{NOM} = 50MHz	_	$t_{U} = 0.77 \text{ ns}$	t _U = 1.25 ns	
Example 6, $F_{NOM} = 80MHz$	_	_	t _U = 0.78 ns	

Notes

- The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on input frequency range allows the PLL to operate in its 'sweet spot' where jitter is lowest.
- 2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided output as the FB input.
- frequency when the part is configured for a frequency multiplication by using a divided output as the FB input.

 3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4t_U skewed output is used for feedback, all other outputs will be skewed -4t_U in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6 t_U skew adjustment is possible and at the lowest F_{NOM} value.

Table 3. Skew Selection Table for Output Pairs

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4) ⁽¹⁾
LL(2)	−4t _U	Divide by 2	Divide by 2
LM	−3t _U	−6t _U	−6t _U
LH	−2t _U	−4t _U	−4t _U
ML	−1t _U	−2t _U	−2t _U
MM	Zero skew	Zero skew	Zero skew
MH	1t _U	2t _U	2t _U
HL	2t _U	4t _U	4t _U
НМ	3t _U	6t _U	6t _∪
НН	4t _U	Divide by 4	Inverted ⁽³⁾

- 1. Programmable skew on pair #4 is not applicable for the QS5993.
- 2. LL disables outputs if TEST=MID and GND/sOE=HIGH.
- 3. When pair #4 is set to HH (inverted), GND/sOE disables pair #4 HIGH when V_{CCQ}/PE=HIGH, GND/sOE disables pair #4 LOW when V_{CCQ}/PE=LOW.

Table 4. Absolute Maximum Ratings

Supply Voltage to Ground
DC Input Voltage V ₁
Maximum Power Dissipation at $T_A = 85^{\circ}C$, PLCC
QSOP 0.66W
T _{STG} Storage Temperature

Note: Stresses greater than those listed under absolute maximum ratings may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 5. Recommended Operating Range

		´		QS599X-5,-7 QS599X-2 (Industrial) (Commercial)		
Symbol	Descrioption	Min	Max	Min	Max	Units
V_{CC}	Power Supply Voltage	4.5	5.5	4.75	5.25	V
T _A	Ambient Operating Temperature	-40	85	0	70	°C

Table 6. DC Characteristics Over Operating Range

			QS5991/993		QS5992		
Symbol	Parameter	Test Condition	Min	Max	Min	Max	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH (REF, FB inputs only)	2.0	_	V _{CC} -1.35		٧
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW (REF, FB inputs only)	_	0.8	_	1.35	V
V_{IHH}	Input HIGH Voltage(1)	3-level inputs only	V _{CC} -1.0		V _{CC} -1.0		٧
V_{IMM}	Input MID Voltage(1)	3-level inputs only	V _{CC} /2–0.5	V _{CC} /2+0.5	V _{CC} /2–0.5	V _{CC} /2+0.5	٧
V_{ILL}	Input LOW Voltage(1)	3-level inputs only		1.0	_	1.0	٧
I _{IN}	Input Leakage Current (REF, FB inputs only)	$V_{IN} = V_{CC}$ or GND $V_{CC} = Max$		5	_	5	μА
$ I_3 $	3-level Input DC Current	$V_{IN} = V_{CC}$ HIGH level	_	200	_	200	μΑ
	(TEST, FS, <i>n</i> F1:0)	$V_{IN} = V_{CC}/2$ MID level	_	50	_	50	
		V _{IN} = GND LOW level	_	200	_	200	
I _{PU}	Input Pull-up Current (V _{CCQ} /PE)	$V_{CC} = Max, V_{IN} = GND$	_	100		100	μА
I _{PD}	Input Pull-down Current (GND/sOE)	$V_{CC} = Max, V_{IN} = V_{CC}$	_	100	_	100	μΑ
V_{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -16mA$	2.4	_	_		٧
		$V_{CC} = Min, I_{OH} = -40mA$		<u> </u>	V _{CC} -0.75		٧
V _{OL}	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 46mA$		0.45	_	0.45	٧
l _{os}	Output Short Circuit Current ⁽²⁾	$V_{CC} = Max, V_O = GND$		-250	_	N/A	mA

These inputs are normally wired to V_{CC}, GND, or unconnected. Internal termination resistors bias unconnected inputs to V_{CC}/2. If these inputs are switched, the function and timing of the outputs may glitched, and the PLL may require an additional t_{LOCK} time before all datasheet limits are achieved.

^{2.} QS5991/QS5993 are to be measured at 25°C with 10:1 duty cycle, one output at a time, and one second maximum. QS5992 outputs are not to be shorted. Guaranteed by characterization but not production tested.

Table 7. Power Supply Characteristics

Symbol	Parameter	Test Conditions	Тур	Max	Unit
I _{ccq}	Quiescent Power Supply Current	V _{CC} = Max, TEST=Mid, REF=Low, GND/sOE = Low, all outputs unloaded	10	40	mA
ΔI_{CC}	Power Supply Current Per Input HIGH(1)	$V_{CC} = Max, V_{IN}=3.4V$	0.4	1.5	mA
I _{CCD}	Dynamic Power Supply Current Per Output(1)	$V_{CC} = Max, C_L = 0pF$	100	160	uA/ MHz
I _C	Total Power Supply Current(1)	$V_{CC} = 5.0V, F_{REF} = 20MHz, C_L = 240pF^{(2)}$	43		mA
I _C	Total Power Supply Current(1)	$V_{CC} = 5.0V, F_{REF} = 33MHz, C_{L} = 240pF^{(2)}$	63		mA
I _C	Total Power Supply Current(1)	$V_{CC} = 5.0V, F_{REF} = 66MHz, C_L = 240pF^{(2)}$	117		mA

- 1. Guaranteed by characterization but not production tested.
- 2. For 8 outputs each loaded with 30pF.

Table 8. Capacitance

 $T_A = 25^{\circ}C$, f = 1MHz, $V_{IN} = 0V$


	QS	OP	PL	Units	
	Тур	Max	Тур Мах		
C _{IN}	4	6	5	7	pF

Note: Capacitance applies to all inputs except TEST, FS, *n*F1:0. It is characterized but not tested.

Figure 3. AC Test Loads and Waveforms

^tPWL

TTL Output Waveform



0.8V

 $0.2V_{CC}$

<3ns

^tOFALL

CMOS Output Waveform

Table 9. Switching Characteristics Over Operating Range

		C	QS5991/3-2		C	S5992-2	2	
Symbol	Description	Min	Тур	Max	Min	Тур	Max	Unit
F _{NOM}	VCO frequency range			Se	e Table	2		
t _{RPWH}	REF pulse width HIGH(1)	3.0	_		3.0	_		ns
t _{RPWL}	REF pulse width LOW(1)	3.0	_		3.0			ns
t_U	Programmable skew time unit			Se	e Table	3		
t _{SKEWPR}	Zero output matched-pair skew (xQ0, xQ1) ^(1,2,3)	_	0.05	0.20	_	0.05	0.20	ns
t _{skewo}	Zero output skew (all outputs) C _L =0pF ^(1,4)		0.1	0.25		0.1	0.25	ns
t _{SKEW1}	Output skew (rise-rise, fall-fall, same class outputs)(1,5)	_	0.25	0.50	_	0.25	0.50	ns
t _{SKEW2}	Output skew (rise-fall, nominal-inverted, divided-divided)(1,5)	_	0.5	1.2	_	0.5	1.2	ns
t _{SKEW3}	Output skew (rise-rise, fall-fall, different class outputs)(1,5)		0.25	0.50	_	0.25	0.50	ns
t _{SKEW4}	Output skew (rise-fall, nominal-divided, divided-inverted)(1,2)	_	0.50	0.90	_	0.50	0.90	ns
t _{DEV}	Device-to-device skew(1,2,6)	_		0.75	_	_	0.75	ns
t _{PD}	REF input to FB propagation delay(1,8)	-0.25	0	0.25	-0.25	0	0.25	ns
t _{ODCV}	Output duty cycle variation from 50%(1)	-1.2	0	1.2	-1.2	0	1.2	ns
t _{PWH}	Output HIGH time deviation from 50% ^(1,9)	_	_	2.0	_	_	3.0	ns
t _{PWL}	Output LOW time deviation from 50% ^(1,10)		_	2.5	_	_	3.0	ns
t _{ORISE}	Output rise time(1)		1.0	1.5	0.5	2.0	2.5	ns
t _{OFALL}	Output fall time(1)		1.0	1.5	0.5	2.0	2.5	ns
t _{LOCK}	PLL lock time ⁽⁷⁾	_	_	0.5	_	_	0.5	ms
$t_{\rm JR}$	Cycle-to-cycle RMS	_		25		_	25	ps
	output jitter(1) Peak-to-peak			200	_	_	200	ps

- 1. All timing tolerances apply for $F_{NOM} \ge 25 MHz$. Guaranteed by design and characterization, not subject to 100% production testing.
- 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with the specified load.
- 3. t_{SKEWPR} is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0t_U.
- 4. t_{SKEW0} is the skew between outputs when they are selected for $0t_U$.
- 5. There are 3 classes of outputs: Nominal (multiple of t_U delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
- 6. t_{DEV} is the output-to-output skew between any two devices operating under the same conditions (V_{CC}, ambient temperature, air flow, etc.)
- t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.
- 8. t_{PD} is measured with REF input rise and fall times (from 0.8V to 2.0V) of 1.0ns.
- 9. Measured at 2.0V for the QS5991 and QS5993, $0.8V_{\rm CC}$ for the QS5992.
- 10. Measured at 0.8V for the QS5991 and QS5993, $0.2V_{CC}$ for the QS5992.
- 11. Refer to Table 10 for more detail.

Table 9. Switching Characteristics Over Operating Range (Cont'd)

		(QS5991	/3-5		QS5992-5	5	
Symbol	Description	Min	Тур	Max	Min	Тур	Max	Unit
F _{NOM}	VCO frequency range			Se	e Table	2		
t _{RPWH}	REF pulse width HIGH(1)	3.0		_	3.0			ns
t _{RPWL}	REF pulse width LOW(1)	3.0	_		3.0			ns
t _U	Programmable skew time unit			Se	e Table	3		
t _{SKEWPR}	Zero output matched-pair skew $(xQ0, xQ1)^{(1,2,3)}$		0.1	0.25	_	0.1	0.25	ns
t _{SKEW0}	Zero output skew (all outputs)(1,4)	_	0.25	0.5	_	0.25	0.5	ns
t _{SKEW1}	Output skew (rise-rise, fall-fall, same class outputs)(1,5)	_	0.6	0.7	_	0.6	0.7	ns
t _{SKEW2}	Output skew (rise-fall, nominal-inverted, divided-divided) ^(1,5)	_	0.5	1.2	_	0.6	1.5	ns
t _{SKEW3}	Output skew (rise-rise, fall-fall, different class outputs)(1,5)	_	0.5	0.7	_	0.5	0.7	ns
t _{SKEW4}	Output skew (rise-fall, nominal-divided, divided-inverted)(1,2)	_	0.5	1.0	_	0.6	1.7	ns
t _{DEV}	Device-to-device skew(1,2,6)	_	_	1.25	_	_	1.25	ns
t _{PD}	REF input to FB propagation delay(1,8)	-0.5	0	0.5	-0.5	0	0.5	ns
t _{ODCV}	Output duty cycle variation from 50%(1)	-1.2	0	1.2	-1.2	0	1.2	ns
t _{PWH}	Output HIGH time deviation from 50% ^(1,9)	_	_	2.5	_	_	4.0	ns
t _{PWL}	Output LOW time deviation from 50% ^(1,10)	_	_	3.0	_	_	4.0	ns
t _{ORISE}	Output rise time(1)		1.0	1.5	0.5	2.0	3.5	ns
t _{OFALL}	Output fall time(1)		1.0	1.5	0.5	2.0	3.5	ns
t _{LOCK}	PLL lock time ⁽⁷⁾		_	0.5	_	_	0.5	ms
t _{JR}	Cycle-to-cycle RMS			25			25	ps
	output jitter ⁽¹⁾ Peak-to-peak		_	200	_		200	ps

- 1. All timing tolerances apply for $F_{NOM} \ge 25 MHz$. Guaranteed by design and characterization, not subject to 100% production testing.
- Skew is the time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with the specified load.
- 3. t_{SKEWPR} is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0t_U.
- 4. t_{SKEW0} is the skew between outputs when they are selected for $0t_{U}$.
- 5. There are 3 classes of outputs: Nominal (multiple of t_U delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
- t_{DEV} is the output-to-output skew between any two devices operating under the same conditions (V_{CC}, ambient temperature, air flow, etc.)
- t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.
- 8. t_{PD} is measured with REF input rise and fall times (from 0.8V to 2.0V) of 1.0ns.
- 9. Measured at 2.0V for the QS5991 and QS5993, $0.8V_{\rm CC}$ for the QS5992.
- Measured at 0.8V for the QS5991 and QS5993, 0.2V_{CC} for the QS5992.
- 11. Refer to Table 10 for more detail.

Table 9. Switching Characteristics Over Operating Range (Cont'd)

			QS5991/3-7			285992-7	7	
Symbol	Description	Min	Тур	Max	Min	Тур	Max	Unit
F _{NOM}	VCO frequency range			Se	e Table	2		
t _{RPWH}	REF pulse width HIGH(1)	3.0	_	_	3.0	_		ns
t_{RPWL}	REF pulse width LOW(1)	3.0	_	_	3.0		_	ns
t _U	Programmable skew time unit			Se	e Table	3		
t _{SKEWPR}	Zero output matched-pair skew (xQ0, xQ1) ^(1,2,3)		0.1	0.25		0.1	0.25	ns
t _{SKEW0}	Zero output skew (all outputs)(1,4)	—	0.3	0.75	_	0.3	0.75	ns
t _{SKEW1}	Output skew (rise-rise, fall-fall, same class outputs)(1,5)		0.6	1.0	l	0.6	1.0	ns
t _{SKEW2}	Output skew (rise-fall, nominal-inverted, divided-divided) ^(1,5)		0.5	1.5		0.5	1.5	ns
t _{SKEW3}	Output skew (rise-rise, fall-fall, different class outputs)(1,5)		0.7	1.2		0.7	1.2	ns
t _{skew4}	Output skew (rise-fall, nominal-divided, divided-inverted)(1,2)		1.2	1.7	_	1.2	1.7	ns
t _{DEV}	Device-to-device skew(1,2,6)	_	_	1.65	_	_	1.65	ns
t _{PD}	REF input to FB propagation delay ^(1,8)	-0.7	0	0.7	-0.7	0	0.7	ns
t _{opcv}	Output duty cycle variation from 50%(1)	-1.2	0	1.2	-1.5	0	1.5	ns
t _{PWH}	Output HIGH time deviation from 50% ^(1,9)	_	_	3.0		_	5.5	ns
t _{PWL}	Output LOW time deviation from 50% ^(1,10)		_	3.5	_	_	5.5	ns
t _{ORISE}	Output rise time(1)		1.5	2.5	0.5	3.0	5.0	ns
t _{OFALL}	Output fall time(1)		1.5	2.5	0.5	3.0	5.0	ns
t _{LOCK}	PLL lock time ⁽⁷⁾			0.5		_	0.5	ms
$t_{\sf JR}$	Cycle-to-cycle RMS			25		_	25	ps
	output jitter(1) Peak-to-peak	—	_	200	_	_	200	ps


- 1. All timing tolerances apply for $F_{NOM} \ge 25 MHz$. Guaranteed by design and characterization, not subject to 100% production testing.
- 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with the specified load.
- 3. t_{SKEWPR} is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0t_U.
- 4. t_{SKEW0} is the skew between outputs when they are selected for $0t_{\rm LL}$
- There are 3 classes of outputs: Nominal (multiple of t_U delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
- t_{DEV} is the output-to-output skew between any two devices operating under the same conditions (V_{CC}, ambient temperature, air flow, etc.)
- t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.
- 8. t_{PD} is measured with REF input rise and fall times (from 0.8V to 2.0V) of 1.0ns.
- 9. Measured at 2.0V for the QS5991 and QS5993, $0.8V_{\rm CC}$ for the QS5992.
- 10. Measured at 0.8V for the QS5991 and QS5993, 0.2V $_{\rm CC}$ for the QS5992.
- 11. Refer to Table 10 for more detail.

Table 10. Input Timing Requirements

Symbol	Description ⁽¹⁾	Min	Max	Units
t_R , t_F	Maximum input rise and fall times, 0.8V to 2.0V	_	10	ns/V
t _{PWC}	Input clock pulse, high or low	3	_	ns
D _H	Input duty cycle	10	90	%

 Input timing requirements are guaranteed by design but not tested. Where pulse width implied by D_H is less than t_{PWC} limit, t_{PWC} limit applies.

Figure 4. AC Timing Diagram



Notes:

 V_{CCQ}/PE : Figure 4 applies to $V_{CCQ}/PE=Vcc$. For $V_{CCQ}/PE=GND$, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.

Skew: The time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with 50pF (30pF for -2 and -5) and terminated with 50 Ω to 2.06V (991/3) or $V_{CC}/2$ (992).

 t_{SKEWPR} : The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for $0t_{U}$.

 t_{SKEW0} : The skew between outputs when they are selected for $0t_{\text{U}}$

 t_{DEV} : The output-to-output skew between any two devices operating under the same conditions (V_{CC} , ambient temperature, air flow, etc.)

 t_{ODCV} : The deviation of the output from a 50% duty cycle. Output pulse width variations are included in t_{SKEW2} and t_{SKEW4} specifications.

 t_{PWH} is measured at 2.0V for the 991/3 and 0.8V $_{\text{CC}}$ for 992

 t_{PWL} is measured at 0.8V for the 991/3 and 0.2V $_{\text{CC}}$ for 992.

 t_{ORISE} and t_{OFALL} are measured between 0.8V and 2.0V for 991/3 and 0.2V $_{\text{CC}}$ and 0.8V $_{\text{CC}}$ for 992.

 t_{LOCK} : The time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.