# 16-bit arithmetic logic unit

429C01

# general information

The L429C01 is designed as a high performance, 16-bit Arithmetic Logic Unit slices. It incorporates functions previously requiring a large number of bipolar bit slice, register, and ancillary functions into a single VLSI device. While containing many advanced features, the LOGIC L429C01 is designed to be downward compatible with existing bipolar designs. This is achieved by maintaining instruction compatibility at the microcode level to allow direct use of previously developed algorithms, while of-fering additional features for new designs.

As shown in the functional diagram in figure 1, the L429C01 consists of functions equivalent to four Am2901 bit slice ALU's and an Am2902 carry lookahead unit, as well as on-chip pipeline registers for all control and data inputs, in a single 64-pin device. All Status, Shift linkage, and Carry functions are fully cascadable to allow con-struction of 16-bit, 32-bit, or larger architectures. A detailed block diagram of the L429C01 is shown in figure 2. This configuration is useful in designs which register the D input externally to reduce effective D-port set-up time.

Compatibility with AMD Products. The L429C01 is designed to allow application of state of the art levels of integration to both new products and existing designs. They support updating of previous generations of bipolar designs by recasting existing functions in a higher level of integration, while maintaining full functional and software compatibility.

One of the differences between the LOGIC L429C01 and the older bipolar systems concerns the fact that all instruction and control inputs are latched at the rising edge of the clock. This relieves the designer of the need for external pipeline registers at the control PROM outputs.

### features

T-49-11

- 4 wide Am2901 ALU in a single package
- On-chip carry lookahead unit
- Full 16-bit data paths
- Low-power CMOS technology
- On-chip pipeline registers for all control inputs
- 10 MHz military, 12 MHz commercial cycle time (16-bit machine)
- Fully software compatible with existing bipolar 2901 designs

In addition to the control inputs, the D-port data lines D<sub>0</sub>-D<sub>15</sub> are latched internal to the L429C01. This alleviates the necessity for a pipeline register external to the ALU which is usually necessary to prevent excessively long D-port set-up times.

# functional diagram




FIGURE 1



# 16-bit arithmetic logic unit

# general info con't.

The L429C01 has been designed to accomodate multiplexing of the B address inputs directly. This feature accomodates systems in which the Write address is generated independently and may differ from the B Read address on a given cycle (3 address architectures.) This is accomplished by an external multiplexer arranged so as to apply the Read and Write addresses sequentially during the appropriate portions


so as to apply the head and while addressed sequentially during the appropriate portions of the clock cycle.

In the L429C01 device, the B address inputs are internally applied to two edge triggered D-type registers. One of these, the RAM write address register, is clocked on the falling edge of the clock input. The other register, containing the B-port read address, is clocked on the rising edge of

the clock input.

PIN	FUNCTION
l <sub>0</sub> -l <sub>2</sub>	ALU Operand Select (= Am2901 I <sub>0</sub> -I <sub>2</sub> )
l <sub>3</sub> -l <sub>5</sub>	ALU Function Select (= Am2901 I <sub>3</sub> -I <sub>5</sub> )
l <sub>6</sub> -l <sub>8</sub>	RAM, Q Shifter, Y Port Control (= Am2901 I <sub>6</sub> -I <sub>8</sub> )
A <sub>0</sub> A <sub>3</sub>	A-Port Address
B <sub>0</sub> B <sub>3</sub>	B-Port Address
D <sub>0</sub> -D <sub>15</sub>	D-Port Data Lines
Y <sub>0</sub> -Y <sub>15</sub>	Y-Port Data Lines
RAM <sub>0</sub> , RAM <sub>5</sub>	Serial RAM Shift I/O Lines
Q <sub>0</sub> , Q <sub>15</sub>	Serial Q-Register Shift I/O Lines
C <sub>n</sub> , C <sub>n+16</sub>	Carry In, Carry Out
P, G	Block Carry Propagate, Generate
F <sub>15</sub>	Function Generator MSB (Sign)
OVR	Function Generator Overflow Detect
Z	F = 0
ŌĒ <sub>Y</sub>	Y-Port Three-State Control
CLK	Clock
V <sub>CC</sub> , GND	Power Supply


# detailed block diagram



pin configuration

E0+0000

ш



B3 A0 A1 A2 A3 I0 I1 I2 D0 D1 D2 D3 D4 D5 D6 D7 N/C

D<sub>1</sub> ... ī. Ds E D4 🗀 D<sub>5</sub> D6 🗀 B<sub>3</sub> D7 🗀 D8 🗀 0, 🗆 55 🗖 B<sub>1</sub> 10 54 □ B<sub>0</sub>
□ RAM<sub>0</sub> D10 🗀 D<sub>11</sub> 12 53 52 RAM15 D12 🗀 13 51 Q<sub>0</sub> 50 Q<sub>15</sub> 49 V<sub>CC</sub> D<sub>13</sub> D14 [ D15 = 16 VC Y0 Y1 Y2 Y3 Y L429C01 GND 🗖 17 48 P□ 18 47 Ī□ 46 OVR 🗀 44 | Y<sub>4</sub>
43 | Y<sub>5</sub>
42 | Y<sub>6</sub>
41 | Y<sub>7</sub>
40 | Y<sub>8</sub>
39 | Y<sub>9</sub> F15 [ 21 z  $\square$ Cn+16 🗖 23 C<sub>n</sub> 24 CLK 🗀 25 l<sub>3</sub> 26 38 Y<sub>10</sub> 37 Y<sub>11</sub> 36 Y<sub>12</sub> 15 L l<sub>6</sub> 29 35 Y<sub>13</sub> 34 Y<sub>14</sub> 33 Y<sub>15</sub>

NOTE: PIN 1 IS MARKED FOR IDENTIFICATION.

### (See page 133 for additional pinout information.)

### L429C01 architecture

### Operand Source Control

ŌĒv [

The L429C01 arithmetic element maintains complete instruction compatibility with Am2901 type devices. The RAM has a capacity of 16 words of 16 bits each. The RAM A-port address specifies the register to be read from the A-port, and the B-port address specifies the register to be read from the B-port, as well as the location to be written. The RAM A data is latched while the clock input is low, and is input to the ALU data source selector, as well as to the Y-port multiplexer. The B data is similarly latched, and is also a source for the ALU data source selector. Additional inputs to the selector include the D-port, the Q register, and logic "0." Table 1 shows the effective ALU source operands for all combinations of the source selector control input  $l_0-l_2$ . Control inputs I<sub>0</sub>-I<sub>2</sub> perform identical functions to the  $I_0 - I_2$  pins on the Am2901 device.

### **ALU Operation**

The ALU section performs the functions described in Table 2. The control inputs  $I_3-I_5$  select between three arithmetic and five logical operations to be performed on the input operands. The  $l_3-l_5$  lines perform the identical function to the  $l_3-l_5$  lines of the Am2901. The four stages of the ALU have integral carry lookahead circuitry across 16 bits for high-speed operation. This circuitry is functionally equivalent to the Am2902 carry lookahead unit.

### **ALU Result Destination Control**

The ALU result data destination is controlled by the  $I_6$ – $I_8$  inputs. The ALU result is denoted  $F_0$ – $F_{15}$ , and may be routed to any of several destinations: The  $F_0$ – $F_{15}$  data may be presented at the Y port of the L429C01 by enabling the Y three-state output. This output is controlled via the  $OF_0$ . output. This output is controlled via the OE<sub>Y</sub>

input. A second destination for the ALU data is the internal RAM.  $F_0-F_{15}$  may be written to the RAM location indicated by the B address, either in its original format or shifted up or down one position. RAM data shifting is also controlled by the  $I_6-I_8$  inputs. The final destination for ALU data is the Q register. Used primarily for microcoded multiplication and division algorithms, the Q register may be loaded in parallel with other destinations. Like the RAM, the Q input data may also be shifted under the control of the I<sub>6</sub>-I<sub>8</sub> inputs. Table 3 gives the various shift actions and data destinations under control of the  $I_6-I_8$  inputs. Fill data for RAM and Q shift operations is obtained from the RAM<sub>0</sub>, RAM<sub>15</sub>, Q<sub>0</sub>, and Q<sub>15</sub> I/O lines. These pins also provide access to data shifted out of the device. The state of these four device pins (input or output) and the data present on them is also shown in Table 3.

# +0+00000 S065955

# 16-bit arithmetic iogic unit source operands and ALU functions

T- 49-11

The ALU is capable of performing five logic functions and three arithmetic functions. l<sub>3</sub>, l<sub>4</sub> and l<sub>5</sub> controls the function to be performed on the selected operand(s). A total of eight operand pairs can be selected via the  $l_0$ ,  $l_1$  and  $l_2$  microinstruction bits.

In the arithmetic mode, the ALU result is also determined by the Carry In  $(C_n)$  input. When doing the logic functions, the ALU does not care about  $C_n$ . Tables 5 and 6 show the detailed ALU's logic and arithmetic functions along with the operands selected.

### function tables

Table 1. ALU Source Operand Control

MNEMONIC		MIC		ALU SOURCE OPERANDS		
MNEMONIC	l <sub>2</sub>	H	lo	OCTAL CODE	R	s
AQ	L	L.	L	0	Α	Q
AB	L	L	н	1	Α	В
ZQ	L	H	L	2	0	Q
ZB	L	н	н	3	0	В
ZA	Н	L	L	4	0	Α
DA	Н	L	н	5	D	Α
DQ	Н	H	L	6	D	Q
DZ	Н	Н	Н	7	D	0

Table 2. ALU Function Control

		MIC	RO C	ODE		
MNEMONIC	15	14	l3	OCTAL CODE	FUNCTION	SYMBOL
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	н	1	S Minus R	S – R
SUBS	L	Н	L	2	R Minus S	R - S
OR .	L	Н	н	3	R OR S	RVS
AND	н	L	L	4	R AND S	R∧S
NOTRS	н	L	н	5	R AND S	R∧s
EXOR	н	Н	L	6	R EX-OR S	R∀S
EXNOR	Н	Н	Н	7	R EX-NOR S	R¥S

Table 3. ALU Destination Control

MNEMONIC		MICRO CODE RAM Q-REG. FUNCTION FUNCTION Y	MICRO CODE		Υ		AM FTER		Q IFTER				
MINEMONIC	18	l <sub>7</sub>	16	OCTAL CODE	SHIFT	LOAD	SHIFT	LOAD	ООТРОТ	RAM <sub>0</sub>	RAM <sub>15</sub>	Q <sub>0</sub>	Q <sub>15</sub>
QREG	L	L	L	0	Z	None	None	F <del>-≻</del> Q	F	Z	Z	Z	Z
NOP	L	L	Н	1	Z	None	Z	None	F	Z	Z	Z	Z
RAMA	L	Н	L	2	None	F→B	Z	None	Α	Z	Z	Z	Z
RAMF	L	Н	Н	3	None	F <b>→</b> B	Z	None	F	Z	Z	Z	Z
RAMQD	Н	L	L	4	Down	F/2 <del>→</del> B	Down	Q/2÷Q	F	F <sub>0</sub>	IN <sub>15</sub>	Q <sub>0</sub>	IN <sub>15</sub>
RAMD	Н	L	Н	5	Down	F/2 <del>→</del> B	Z	None	F	F <sub>0</sub>	IN <sub>15</sub>	Q <sub>0</sub>	Z
RAMQU	Н	Н	L	6	Up	2F <del>-</del> B	Up	2Q <b>+</b> Q	F	IN <sub>O</sub>	F <sub>15</sub>	IN <sub>0</sub>	Q <sub>15</sub>
RAMU	н	Н	Н	7	Up	·2F <del>→</del> B	Z	None	F	INO	F <sub>15</sub>	Z	Q <sub>15</sub>

 $<sup>\</sup>begin{array}{ll} B &= \text{Register Addressed by B inputs.} \\ \text{UP is toward MSB, DOWN is toward LSB.} \\ \text{Z} &= \text{High-impedance state.} \end{array}$ 

<sup>+ =</sup> Plus

<sup>- =</sup> Minus

<sup>∨ =</sup> OR ∧ = AND ↓ = EX OR

# function tables

Table 4. Source Operand and ALU Function Matrix

			· · · · · · · · · · · · · · · · · · ·		1210	OCTAL.			
	-	0	1	2	3	4	5	6	7
lasa	ALU _		-		ALU Sourc	e Operands			
l <sub>543</sub> OCTAL	FUNCTION	A, Q	A, B	0, Q	0, B	0, A	D, A	D, Q	D, 0
0	C <sub>n</sub> = L R Plus S	A + Q	A + B	Q	В	Α	D + A	D + Q	D
U	C <sub>n</sub> = H	A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
1	C <sub>n</sub> = L S Minus R	Q - A - 1	B - A - 1	Q – 1	B – 1	A – 1	A – D – 1	Q - D - 1	- D - 1
•	Cn = H	Q - A	B - A	Q	В	A	A – D	Q – D	D
2	C <sub>n</sub> = L R Minus S	A - Q - 1	A – B – 1	- Q - 1	- B - 1	- A - 1	D - A - 1	D - Q - 1	D - 1
-	C <sub>n</sub> = H	A - Q	A – B	– Q	- B	- A	D – A	D – Q	D
3	RORS	AVQ	A∨B	Q	В	Α	DVA	DVQ	D
4	R AND S	AAQ	AΛB	0	0	0	D∧A	DAQ	0
5	R AND S	ĀAQ	Ā∧B	Q	В	Α	D∧A	Ū∧Q	0
6	R EX-OR S	A∀Q	A∀B	Q	В	Α	D∀A	D∀Q	D
7	R EX-NOR S	Ā∀Ō	Ā∀B	ā	B	Ā	D∀A	D∀Q	Ď

Table 5. ALU Logic Mode Functions

OCTAL  543,  210	GROUP	FUNCTION
4 0 4 1 4 5 4 6	AND	A
3 0 3 1 3 5 3 6	OR	AVQ AVB DVA DVQ
6 0 6 1 6 5 6 6	EX-OR	A ¥Q A ∀ B D ∀ A D <del>∀</del> Q
7 0 7 1 7 5 7 6	EX-NOR	Ā∀Q Ā∀B D∀Ā D∀Q
7 2 7 3 7 4 7 7	INVERT	Ф В А D
6 2 6 3 6 4 6 7	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	"ZERO"	0 0 0 0
5 0 5 1 5 5 5 6	MASK	Ā∧Q Ā∧B Ђ∧A Ī∧Q

Table 6. ALU Arithmetic Mode Functions

00	CTAL	c <sub>n</sub>	= L	c <sub>n</sub>	= H
1543	3 <sup>, l</sup> 210	GROUP	FUNCTION	GROUP	FUNCTION
0	0		A + Q		A + Q + 1
0	1	ADD	A + B	ADD plus	A + B + 1
0	5		D + A	one	D + A + 1
0	6		D + Q		D + Q + 1
0	2		Q		Q + 1
0	3	PASS	В	Increment	B + 1
0	4		Α		A + 1
0	7		D		D + 1
1	2		Q - 1		Q
1	3	Decrement	B - 1	PASS	В
1	4		A – 1		Α
2	7		D 1		D
2	2		- Q - 1		- Q
2	3	1's Comp.	– B – 1	2's Comp.	– B
2	4	•	- A - 1	(Negate)	– A
1	7		− D − 1		D
1	0		Q - A - 1		Q – A
1	1	Subtract	B – A – 1	Subtract	B – A
1	5	(1's Comp)	A – D – 1	(2's Comp)	A - D
1	6		Q - D - 1		Q - D
2	o		A – Q – 1		A - Q
2	1		A – B – 1		A – B
2	5		D - A - 1		D – A
2	6		D - Q - 1		D - Q

# 16-bit arithmetic iogic unit

# logic functions

T- 49-11

### G, P, C<sub>n+16</sub> and OVR

The four signals G, P,  $C_{n+16}$  and OVR indicate the carry and overflow conditions when the L429C01 is doing addition or subtraction. Table 7 shows the logic expressions for the signals associated with the three ALU arithmetic functions.

### function tables

Table 7. Logic Expressions for Carry and Overflow Conditions

1543	FUNCTION	P	Ğ	C <sub>n + 16</sub>	OVR
0	R + S	P <sub>0-15</sub>	$G_{15} + P_{15}G_{14} + P_{15}P_{14}G_{13} + \dots + P_{1-15}G_{0}$	C <sub>16</sub>	C <sub>16</sub> ¥ C <sub>15</sub>
1	S – R		Same as R + S Equations, but Substitute Fi	for R <sub>i</sub> in Definitions	
2	R - S		Same as R + S Equations, but Substitute S	for S <sub>i</sub> in Definitions	

Definition: + = OR

 $P_{0-15} = P_{15}P_{14}P_{13}P_{12}P_{11}P_{10}P_{9}P_{8}P_{7}P_{6}P_{5}P_{4}P_{3}P_{2}P_{1}P_{0}$ 

 $P_0 = R_0 + S_0$ 

 $P_1 = R_1 + S_1$ 

 $\mathsf{P}_2 = \mathsf{R}_2 + \mathsf{S}_2$ 

 $P_3 = R_3 + S_3$ , etc.

 $\mathsf{G}_{0\text{-}15} = \mathsf{G}_{15} \mathsf{G}_{14} \mathsf{G}_{13} \mathsf{G}_{12} \mathsf{G}_{11} \mathsf{G}_{10} \mathsf{G}_{9} \mathsf{G}_{8} \mathsf{G}_{7} \mathsf{G}_{6} \mathsf{G}_{5} \mathsf{G}_{4} \mathsf{G}_{3} \mathsf{G}_{2} \mathsf{G}_{1} \mathsf{G}_{0}$ 

 $G_0 = R_0 S_0$ 

 $G_1 = R_1S_1$ 


 $\mathsf{G}_2 = \mathsf{R}_2 \mathsf{S}_2$ 

 $G_3 = R_3S_3$ , etc.

 $C_{16} = G_{15} + P_{15}G_{14} + P_{15}G_{14} + P_{15}P_{14}G_{13} + \dots + P_{0-15}C_{n}$ 

 $C_{15} = G_{14} + P_{14}G_{13} + P_{14}P_{13}G_{12} + \ldots + P_{0-14}C_{n}$ 

### MINIMUM CYCLE TIME CALCULATIONS FOR TYPICAL L429C01-BASED SYSTEM



# switching characteristics

T- 49-11

### I. L429C01 Guaranteed Performance—Commercial Range

### A. Cycle time and clock characteristics

READ-MODIFY-WRITE CYCLE (FROM SELECTION OF A, B REGISTERS TO END OF CYCLE)				
Maximum Clock Frequency to Shift Q (50% Duty Cycle, I = 432 or 632)				
Minimum Clock Low Time	30			
Minimum Clock High Time	45			
Minimum Clock Period	75			

### B. Combinational propagation delays

TO OUTPUT FROM INPUT	Y	F <sub>15</sub>	C <sub>n+16</sub>	G, P	Z (F = 0)	OVR	RAM <sub>0</sub> RAM <sub>15</sub>	Q <sub>0</sub> Q <sub>15</sub>	UNITS
A, B Address	A	ddres	s is Regi	stered	on the C	lock's	Rising E	dge	
D	D	input	is Regis	tered (	on the Cl	ock's I	Rising Ed	ge	
C <sub>m</sub>	40	30	20		32	28			ns
10 - 18	Ins	tructi	on is Re	gistere	d on the	Clock'	's Rising	Edge	
A Bypass ALU (I = 2XX)	55								
Clock _	90	80	74	70	84	78	80	28	L

### C. Set-up and hold times relative to clock (CLK) input

INPUT	CP: SET-UP TIME	HOLD TIME	SET-UP TIME L-+H	HOLD TIME L+H	UNITS
A, B Source Address			6	4	
B Destination Address	6	4			
D			6	4	ns
C <sub>n</sub>			22	0	
l <sub>0</sub> – l <sub>8</sub>			6	4	
RAM <sub>0, 15</sub> Q <sub>0, 15</sub>			18	0 ,	

### D. Output enable/disable times

OE <sub>Y</sub> Low to Y Output Enable	*· *·	20
OEy High to Y Output Disable		18

### **AC Test Conditions**

Inputs: switched between 0V and 3V at 1 V/ns. All measurements made at 1.5V.

Outputs 510 ohms to +5V, 750 ohms to GND., 60 pF to GND.

### II. L429C01 Guaranteed Performance—Military Range

### A. Cycle time and clock characteristics

READ—MODIFY—WRITE CYCLE (FROM SELECTION OF A, B REGISTERS TO END OF CYCLE)				
Maximum Clock Frequency to Shift Q (50% Duty Cycle, I = 432 or 632)				
Minimum Clock Low Time	30			
Minimum Clock High Time	45			
Minimum Clock Period	75			

### B. Combinational propagation delays

TO OUTPUT FROM INPUT	Y	F <sub>15</sub>	C <sub>n+16</sub>	Ğ, P	Z (F = 0)	OVR	RAM <sub>0</sub> RAM <sub>15</sub>	Q <sub>0</sub> Q <sub>15</sub>	UNITS
A. B Address	Ad	dress	is Regis	tered	on the C	lock's	Rising E	dge	•
D	D	Inpu	is Regis	tered	on the C	locks	Rising E	dge	
C <sub>n</sub>	45	32	24		36	32			ns
lo – la	Inst	Instruction is Registered on the Clock's Rising Edge							
A Bypass ALU (I ≈ 2XX)	65								
Clock	105	92	84	82	94	88	90	32	

### C. Set-up and hold times relative to clock (CLK) input

INPUT	CP: SET-UP TIME	HOLD TIME	SET-UP TIME	HOLD TIME	UNITS
A, B Source Address			8	4	
B Destination Address	8	4			
D			8	4	ns
Cn			25	0	
I <sub>0</sub> - I <sub>8</sub>			8	4	
RAM <sub>0,15</sub> , Q <sub>0,15</sub>			20	0	

### D. Output enable/disable times

•	
OE <sub>Y</sub> Low to Y Output Enable	22
OE <sub>Y</sub> High to Y Output Disable	20

### **AC Test Conditions**

Inputs: switched between 0V and 3V at 1V/ns. All measurements made at 1.5V.

Outputs load: 510 ohms to +5V, 750 ohms to GND., 60 pF to GND.

# 16-bit arithmetic logic unit absolute maximum ratings

Supply Voltage	-0.5V to 7.0V
Input Voltage	0V to 5.5V
Output Voltage	0V to 5.5V
Operating Temperature (Ambient)	-55°C to 125°C
Storage Temperature	-65°C to 150°C

# ordering information

ORDERING CODE	SPEED	PACKAGE TYPE	OPERATING RANGE
L429C01 PC DC GC KC PCR DCR GCR	12 MHz	P4 D4 G1 K3 P4 D4 G1	COMMERCIAL
L429C01 DM DME KMB	10 MHz	D4 D4 K3	MILITARY

# recommended operating conditions

PARAMETER	DESCRIPTION		min	typ	max	unit
V	Supply Voltage	Commercial	4.75	5.0	5.25	٧
V <sub>CC</sub>	Supply Voltage	Military	4.50	5.0	5.5	V
I <sub>OL</sub>	Low Level Output Current		8.0			mΑ
ЮН	High Level Output Current		-2.0			mA
4	Operating Temperature	Commercial	0	25	70	°C
AMB		Military	-55	25	125	°C

## electrical characteristics

PARAMETER	DESCRIPTION		min	typ	max	unit
V <sub>IL</sub>	Low Level Input Voltage				0.8	V
$V_{lH}$	High Level Input Voltage					V
V <sub>OL</sub>	Low Level Output \	/oltage (I <sub>OL</sub> = 8 mA)			0.5	V
V <sub>OH</sub>	High Level Output Voltage ( $I_{OH} = -2 \text{ mA}$ )					٧
ł <sub>IL</sub>	Low Level Input Current (V <sub>IL</sub> = 0.4 V)				10	μΑ
I <sub>IH</sub> .	High Level Input Co	urrent (V <sub>IH</sub> = 2.4 V)			10	μΑ
l <sub>oz</sub>	Output Current (High-Impedance State)					μΑ
Icc	Supply Current	(Quiescent)			0.5	mA
	Supply Current	(Dynamic)		101	30 <sup>2</sup>	mA

<sup>1)</sup> Typical  $I_{CC}$  conditions: 5 MHz clock rate,  $V_{IH}$  = 2.4V,  $V_{IL}$  = 0.4V,  $V_{CC}$  = 5V,  $T_A$  = 25°C, random input

<sup>2)</sup> Maximum I<sub>CC</sub> conditions: 5 MHz clock rate, V<sub>IH</sub> = 2.0V, V<sub>IL</sub> = 0.8V, V<sub>CC</sub> = 5.5V, T<sub>A</sub> = -55°C, all outputs toggling every cycle



Information contained herein intended as general product description and is subject to change at any time without notice. LOGIC Devices Incorporated does not assume any responsibility for use of the circuit described, no circuit patent licenses are implied. Reproduction of any portion hereof is prohibited.