DEC. 1998 Ver. 3.0

## 8-BIT SINGLE-CHIP MICROCONTROLLERS

# **GMS90 Series**

## **DATA SHEET**



Version 3.0

Published by MCU Application Team

©1998 LG Semicon Co., Ltd. All right reserved.


Additional information of this manual may be served by LG Semicon offices in Korea or Distributors and Representatives listed at address directory.


LG Semicon reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, LG Semicon Co., Ltd. is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.



## **Device Naming Structure**







## **GMS90 Series Selection Guide**

Operating	ROM si	ize (bytes)	RAM size	Device Name	Operating
Voltage (V)	MASK OTP		(bytes)	Device Name	Frequency (MHz)
	ROI	M-less	128 256	GMS90C31 GMS90C32	12/24/40 12/24/40
	4K 8K 16K 24K 32K	- - - -	128 256 256 256 256	GMS90C51 GMS90C52 GMS90C54 GMS90C56 GMS90C58	12/24/40 12/24/40 12/24/40 12/24/40 12/24/40
4.25~5.5	- - - - - - -	4K 4K 8K 8K 16K 24K 24K 24K 32K 32K	128 128 256 256 256 256 256 256 256 256	GMS97C51 GMS97C51H GMS97C52 GMS97C52H GMS97C54 GMS97C54H GMS97C56 GMS97C56H GMS97C58	12/24 33 12/24 33 12/24 33 12/24 33 12/24 33
	ROI	ROM-less		GMS90L31 GMS90L32	12/16 12/16
2.7~3.6	4K 8K 16K 24K 32K	- - - -	128 256 256 256 256 256	GMS90L51 GMS90L52 GMS90L54 GMS90L56 GMS90L58	12/16 12/16 12/16 12/16 12/16
	- - -	4K 8K 16K 24K 32K	128 256 256 256 256	GMS97L51 GMS97L52 GMS97L54 GMS97L56 GMS97L58	12 12 12 12 12 12


Note: The ROM version products in this data book will be applied to new masking version. (From Dec., 1998) In case that you have old products, please refer to previous data book (prior to this).



## GMS90C31/51, 97C51 GMS90L31/51, 97L51 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 4K × 8 (EP)ROM
- 128 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Two 16-bit Timers / Counters
- USART
- Five interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package

#### **Block Diagram**






## **GMS90C32/52**, 97C52 **GMS90L32/52**, 97L52 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 8K × 8 (EP)ROM
- 256 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- USART
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package

#### **Block Diagram**






## GMS90C54/56/58, 97C54/56/58 GMS90L54/56/58, 97L54/56/58 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 16K/24K/32K bytes (EP)ROM
- 256 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- USART
- · One clock output port
- Programmable ALE pin enable / disable
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package


#### **Block Diagram**






#### **PIN CONFIGURATION**

#### 44-PLCC Pin Configuration (top view)











44-MQFP Pin Configuration (top view)





**Logic Symbol** 





## PIN DEFINITIONS AND FUNCTIONS

			Input/			
Symbol	PLCC- 44	PDIP- 40	MQFP- 44	Output	Function	
P1.0-P1.7	2-9	1-8	40-44, 1-3	I/O	Port1  Port 1 is an 8-bit bidirectional I/O port with intern pull-ups. Port 1 pins that have 1s written to them a pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 1 pins that a externally pulled low will source current because the pulls-ups (I <sub>IL</sub> , in the DC characteristics). Pins P1 and P1.1 also. Port1 also receives the low-ord address byte during program memory verification Port1 also serves alternate functions of Timer 2. P1.0 / T2: Timer/counter 2 external count input	
	2 3	1 2	41		P1.1 / T2EX : Timer/counter 2 trigger input	
	2	1	40		In GMS9XC54/56/58: P1.0 / T2, Clock Out : Timer/counter 2 external count input, Clock Out	
P3.0-P3.7	11, 13-19	10-17	5, 7-13	I/O	Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 3 pins that are externally pulled low will source current because of the pulls-ups (I <sub>IL</sub> , in the DC characteristics). Port 3 also serves the special features of the 80C51 family, as listed below.	
	11	10	5		P3.0 / RxD receiver data input (asynchronous) or data input output(synchronous) of serial interface 0	
	13	11	7		P3.1 / TxD transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0	
	14 15 16 17 18	12 13 14 15 16	8 9 10 11 12		P3.2 / INTO P3.3 / INTO interrupt 0 input/timer 0 gate control interrupt 1 input/timer 1 gate control counter 0 input P3.5 / T1 P3.6 / WR the write control signal latches the data byte from port 0 into the external data memory	
	19	17	13		P3.7 /RD the read control signal enables the external data memory to port 0	
XTAL2	20	18	14	0	XTAL2 Output of the inverting oscillator amplifier.	



	P	in Numbe	er	Input/		
Symbol	PLCC- 44	PDIP- 40	MQFP- 44	Output	Function	
XTAL1	21	19	15	I	Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.	
P2.0-P2.7	24-31	21-28	18-25	I/O	Port 2 Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 2 pins that are externally pulled low will source current because of the pulls-ups (I <sub>IL</sub> , in the DC characteristics).Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.	
PSEN	32	29	26	0	The Program Store Enable  The read strobe to external program memory whe the device is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations as skipped during each access to external data memory. PSEN is not activated during fetches from international program memory.	
RESET	10	9	4	ı	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to V <sub>SS</sub> permits power-on reset using only an external capacitor to V <sub>CC</sub> .	



Pin Number		er	In must/					
Symbol	PLCC- 44	PDIP- 40	MQFP- 44	Input/ Output	Function			
ALE / PROG	33	30	27	0	The Address Latch Enable / Program pulse Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.			
					In GMS9XC54/56/58: If desired, ALE operation can be disabled by setting bit 0 of SFR location 8E <sub>H</sub> . With this bit set, the pin is weakly pulled high. The ALE disable feature will be terminated by reset. Setting the ALE-disable bit has no affect if the microcontroller is in external execution mode.			
EA / V <sub>PP</sub>	35	31	29	I	External Access Enable / Program Supply Voltage EA must be external held low to enable the device to fetch code from external program memory locations 0000 <sub>H</sub> to FFFF <sub>H</sub> . If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than its internal memory size. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.			
					Note; however, that if any of the Lock bits are programmed, $\overline{EA}$ will be internally latched on reset.			
P0.0-P0.7	36-43	32-39	30-37	I/O	Port 0 Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and or be used as high-impedance inputs. Port 0 is also the multiplexed low-order address at data bus during accesses to external program at data memory. In this application it uses strong interripull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the GMS97X5X. External pull-up resistors are required during program verification.			
Vss	22	20	16	-	Circuit ground potential			
V <sub>CC</sub>	44	40	38	-	Supply terminal for all operating modes			
N.C.	1,12 23,34	-	6,17 28,39	-	No connection			



#### **FUNCTIONAL DESCRIPTION**

The GMS90 series is fully compatible to the standard 8051 microcontroller family.

It is compatible with the general 8051 family. While maintaining all architectural and operational characteristics of the general 8051 family.

Figure 1 shows a block diagram of the GMS90 series





Figure 1. Block Diagram of the GMS90 series



#### **CPU**

The GMS90 series is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in  $1.0\mu s$  (40MHz: 300ns).

#### **Special Function Register PSW**



В	it	Function
С	Υ	Carry Flag
A	С	Auxiliary Carry Flag (for BCD operations)
F	0	General Purpose Flag
<b>RS1</b> 0 0 1 1	<b>RS0</b> 0 1 0 1	Register Bank select control bits  Bank 0 selected, data address 00 <sub>H</sub> - 07 <sub>H</sub> Bank 1 selected, data address 08 <sub>H</sub> - 0F <sub>H</sub> Bank 2 selected, data address 10 <sub>H</sub> - 17 <sub>H</sub> Bank 3 selected, data address 18 <sub>H</sub> - 1F <sub>H</sub>
0	V	Overflow Flag
F	1	General Purpose Flag
F	•	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

Reset value of PSW is 00<sub>H</sub>.



#### **SPECIAL FUNCTION REGISTERS**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 28 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in Table 1, Table 1, and Table 3.

In Table 1 they are organized in numeric order of their addresses. In Table 2 they are organized in groups which refer to the functional blocks of the GMS90 series. Table 3 illustrates the contents of the SFRs.

Table 1. Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80H 81H 82H 83H 84H 85H 86H	P0 1) SP DPL DPH reserved reserved reserved PCON	FFH 07H 00H 00H XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> 0XX0000 <sub>B</sub> <sup>2)</sup>	90H 91H 92H 93H 94H 95H 96H 97H	P1 1) reserved reserved reserved reserved reserved reserved reserved	FF <sub>H</sub> 00 <sub>H</sub> XXH <sup>2)</sup>
88H 89H 8AH 8BH 8CH 8DH 8EH <sup>3)</sup> 8FH	TCON 1) TMOD TL0 TL1 TH0 TH1  3) reserved	00H 00H 00H 00H 00H 00H ⊕ 3) XXH 2)	98H 99H 9AH 9BH 9CH 9DH 9EH 9FH	SCON 1) SBUF reserved reserved reserved reserved reserved reserved	00H XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2)

<sup>1)</sup> Bit-addressable Special Function Register.

GMS9XX51/52 GMS9XX54/56/58

8E <sub>H</sub>	reserved	XXXXXXXX <sub>B</sub> <sup>2)</sup>	8E <sub>H</sub>	AUXR0	XXXXXXX0 <sub>B</sub> <sup>2)</sup>
-----------------	----------	-------------------------------------	-----------------	-------	-------------------------------------

<sup>2)</sup> X means that the value is indeterminate and the location is reserved.

<sup>3)</sup> The GMS9XX54/56/58 have the AUXR0 register at address 8E<sub>H</sub>.



Table 1. Special Function Registers in Numeric Order of their Addresses (cont'd)

Address Register		Contents after	Address	Register	Contents after	
		Reset			Reset	
A0H	P2 <sup>1)</sup>	FFH	C8H	T2CON 1)	00H	
A1H	reserved	XXH <sup>2)</sup>	C9H <sup>3)</sup>	T2MOD	3)	
A2H	reserved	XXH <sup>2)</sup>	CAH	RC2L	00H	
A3H	reserved	XXH <sup>2)</sup>	CBH	RC2H	00H	
A4H	reserved	XXH <sup>2)</sup>	CCH	TL2	00H	
A5H	reserved	XXH <sup>2)</sup>	CDH	TH2	00H	
A6H	reserved	XXH <sup>2)</sup>	CEH	reserved	XXH <sup>2)</sup>	
A7H	reserved	XXH <sup>2)</sup>	CFH	reserved	XXH <sup>2)</sup>	
A8H	IE 1)	<b>0X000000B</b> 2)	D0H	PSW 1)	00H	
		XXH <sup>2)</sup>	D1H	reserved	XXH <sup>2)</sup>	
A9H	reserved		D2H	reserved	XXH <sup>2)</sup>	
AAH	reserved	XXH <sup>2)</sup>	D3H	reserved		
ABH	reserved	XXH <sup>2)</sup>	D4H	reserved	XXH <sup>2)</sup>	
ACH	reserved	XXH <sup>2)</sup>	D5H	reserved	XXH <sup>2)</sup>	
ADH	reserved	XXH <sup>2)</sup>	D6H	reserved	XXH <sup>2)</sup>	
AEH	reserved	XXH <sup>2)</sup>	D7H	reserved	XXH <sup>2)</sup>	
AFH	reserved	XXH <sup>2)</sup>		10001100	XXH <sup>2)</sup>	
ВОН	P3 <sup>1)</sup>	FFH	D8H	reserved	XXH <sup>2)</sup>	
B1H	reserved	XXH <sup>2)</sup>	D9H	reserved	XXH <sup>2)</sup>	
B2H	reserved	XXH <sup>2)</sup>	DAH	reserved	XXH <sup>2)</sup>	
В3Н	reserved			DBH	reserved	XXH <sup>2)</sup>
B4H	reserved	XXH <sup>2)</sup>	DCH	reserved		
B5H	reserved		DDH	reserved	XXH <sup>2)</sup>	
B6H	reserved	XXH <sup>2)</sup>	DEH	reserved	XXH <sup>2)</sup>	
B7H	reserved	XXH <sup>2)</sup>	DFH	reserved	XXH <sup>2)</sup>	
		XXH <sup>2)</sup>			XXH <sup>2)</sup>	
B8H	<b>IP</b> 1)	XX00000B 2)	E0H	ACC 1)	00H	
В9Н	reserved	XXH <sup>2)</sup>	E1H	reserved	XXH <sup>2)</sup>	
BAH	reserved	XXH <sup>2)</sup>	E2H	reserved	XXH <sup>2)</sup>	
BBH	reserved	XXH <sup>2)</sup>	E3H	reserved	XXH <sup>2)</sup>	
BCH	reserved	XXH <sup>2)</sup>	E4H	reserved	XXH <sup>2)</sup>	
BDH	reserved	XXH <sup>2)</sup>	E5H	reserved	XXH <sup>2)</sup>	
BEH	reserved	XXH <sup>2)</sup>	E6H	reserved	XXH <sup>2)</sup>	
BFH	reserved		E7H	reserved		
		XXH <sup>2)</sup>			XXH <sup>2)</sup>	
C0H	reserved	XXH	E8H	reserved	XXH <sup>2)</sup>	
C1H	reserved	XXH <sup>2)</sup>	E9H	reserved	XXH <sup>2)</sup>	
C2H	reserved	XXH <sup>2)</sup>	EAH	reserved	XXH <sup>2)</sup>	
C3H	reserved	XXH <sup>2)</sup>	EBH	reserved	XXH <sup>2)</sup>	
C4H	reserved	XXH <sup>2)</sup>	ECH EDH	reserved	XXH <sup>2)</sup>	
C5H C6H	reserved reserved	XXH <sup>2)</sup>	EEH	reserved	XXH <sup>2)</sup>	
C7H	reserved	XXH <sup>2)</sup>	EFH	reserved reserved	XXH <sup>2)</sup>	
0/11	16361760	XXH <sup>2)</sup>	Li-11	16361760	XXH <sup>2)</sup>	
		ΛΛΠ -/			ΛΛΠ <sup>-</sup> /	



Table 1. Special Function Registers in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0H F1H F2H F3H F4H F5H F6H F7H	B 1) reserved reserved reserved reserved reserved reserved reserved reserved	00H XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup>	F8H F9H FAH FBH FCH FDH FEH	reserved reserved reserved reserved reserved reserved reserved	XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2) XXH 2)

<sup>1)</sup> Bit-addressable Special Function Register.

#### GMS9XX51/52 GMS9XX54/56/58

	C9 <sub>H</sub>	reserved	XXXXXXX0 <sub>B</sub> <sup>2)</sup>	C9 <sub>H</sub>	T2MOD	XXXXXX00 <sub>B</sub> <sup>2)</sup>	
--	-----------------	----------	-------------------------------------	-----------------	-------	-------------------------------------	--

<sup>2)</sup> X means that the value is indeterminate and the location is reserved.

<sup>3)</sup> Address C9<sub>H</sub> is configured as below.



Table 2. Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0H 1) F0H 1) 83H 82H D0H 1) 81H	00H 00H 00H 00H 00H 07H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8H <sup>1)</sup> B8H <sup>1)</sup>	0X000000B <sup>2)</sup> XX000000B <sup>2)</sup>
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80H <sup>1)</sup> 90H <sup>1)</sup> A0H <sup>1)</sup> B0H <sup>1)</sup>	FFH FFH FFH FFH
Serial Channels PCON 3) SBUF SCON		Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87H 99H <b>98H</b> <sup>1)</sup>	0XXX0000B <sup>2)</sup> XXH <sup>2)</sup> 00H
Timer 0/ Timer 1 TCON TH0 TH1 TL0 TL1 TMOD		Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88H <sup>1)</sup> 8CH 8DH 8AH 8BH 89H	00H 00H 00H 00H 00H 00H
Timer 2 T2CON T2MOD RC2H RC2L TH2 TL2 AUXR0 4)		Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte Aux. Register 0	C8H 1) C9H CBH CAH CDH CCH 8EH	00H 00H 00H 00H 00H 00H XXXXXXXX0B <sup>2</sup> )
Power Saving Modes	PCON 3)	Power Control Register	87H	0XXX0000B <sup>2)</sup>

<sup>1)</sup> Bit-addressable Special Function register

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3)</sup> This special function register is listed repeatedly since some bit of it also belong to other functional blocks

<sup>4)</sup> The AUXR0 is in the GMS9XX54/56/58 only.



Table 3. Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80H	P0								
81H	SP								
82H	DPL								
83H	DPH								
87H	PCON	SMOD	-	-	-	GF1	GF0	PDE	IDLE
88H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89H	TMOD	GATE	C/T	M1	MT	GATE	C/T	M1	M0
8AH	TL0								
8BH	TL1								
8CH	TH0								
8DH	TH1								
8EH	AUXR0†	-	-	-	-	-	-	-	A0 †
90H	P1								
98H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99H	SBUF								
A0H	P2								
А8Н	ΙE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
вон	P3								
В8Н	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0

†	indicates	resident in	the	GMS9X	X54/56/58	3, not ir	1 9XX51	/52.
---	-----------	-------------	-----	-------	-----------	-----------	---------	------

				SFR bit and byte addressable
				SFR not bit addressable

-: this bit location is reserved



Table 3. Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
C8H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
С9Н	T2MOD	-	-	-	-	-	-	T20E †	DCEN
CAH	RC2L								
СВН	RC2H								
CCH	TL2								
CDH	TH2								
D0H	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
E0H	ACC								
F0H	В								

<sup>†</sup> indicates resident in the GMS9XX54/56/58, not in 9XX51/52.

				SFR bit and byte addressable
				SFR not bit addressable

<sup>-:</sup> this bit location is reserved



#### **TIMER / COUNTER 0 AND 1**

Timer/Counter 0 and 1 can be used in four operating modes as listed in Table 4:

Table 4. Timer/Counter 0 and 1 Operating Modes

Mode	Description		ТМ	OD		Input Clock		
Wode	Description	Gate	C/T	M1	МО	internal	external (Max.)	
0	8-bit timer/counter with a divide-by-32 prescaler	х	Х	0	0	f <sub>OSC</sub> ÷(12×32)	f <sub>OSC</sub> ÷(24×32)	
1	16-bit timer/counter	Х	Х	0	1	f <sub>OSC</sub> ÷12	f <sub>OSC</sub> ÷24	
2	8-bit timer/counter with 8-bit auto-reload	х	Х	1	0	f <sub>OSC</sub> ÷12	f <sub>OSC</sub> ÷24	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	х	х	1	1	f <sub>OSC</sub> ÷12	f <sub>OSC</sub> ÷24	

In the "timer" function ( $C/\overline{T}$  = "0") the register is incremented every machine cycle. Therefore the count rate is  $f_{OSC}/12$ .

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is  $f_{OSC}/24$ . External inputs  $\overline{INT0}$  and  $\overline{INT1}$  (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 2 illustrates the input clock logic.




Figure 2. Timer/Counter 0 and 1 Input Clock Logic



#### TIMER 2

Timer 2 is a 16-bit timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit  $C/\overline{T2}$  (T2CON.1). It has three operating modes as shown in Table 5.

Table 5. Timer/Counter 2 Operating Modes

Mode		T2CON		T2MO D	T2CON	P1.1/	Remarks	Input Clock	
Wode	RCLK or TCLK	CP/RL2	TR2	DCEN	EXEN2	T2EX	Kemarks	internal	external (P1.0/T2)
16-bit Auto- Reload	0	0	1	0	0	Х	reload upon over- flow		
	0	0	1	0	1	$\downarrow$	reload trigger (fall- ing edge)	f <sub>OSC</sub> ÷ 12	Max. f <sub>OSC</sub> ÷24
	0	0	1	1	Х	0	Down counting		
	0	0	1	1	Х	1	Up counting		
16-bit Capture	0	1	1	Х	0	Х	16 bit Timer/ Counter (only up-count-		Max.
	0	1	1	Х	1	$\downarrow$	ing) capture TH2,TL2 → RC2H,RC2L	fosc ÷ 12	f <sub>OSC</sub> ÷ 24
Baud Rate Generator	1	Х	1	Х	0	Х	no overflow interrupt request	f	Max.
	1	Х	1	Х	1	<b>↓</b>	(TF2) extra external inter- rupt ("Timer 2")	fosc ÷ 12	f <sub>OSC</sub> ÷ 24
Off	Х	Х	0	Х	Х	Х	Timer 2 stops	-	-

Note: ↓ = ¬L\_falling edge



## **SERIAL INTERFACE (USART)**

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in Table 6. The possible baud rates can be calculated using the formulas given in Table 7.

**Table 6. USART Operating Modes** 

Mode	SCON		Baudrate	Description		
Wode	SM0	SM1	Baudrate	Description		
0	0	0	f <sub>OSC</sub> 12	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit are transmitted/received (LSB first)		
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)		
2	1	0	$\frac{f_{OSC}}{32}$ or $\frac{f_{OSC}}{64}$	9-bit UART 11 bits are transmitted (TxD) or received (RxD)		
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate		

Table 7. Formulas for Calculating Baud rates

Baud Rate derived from	Interface Mode	Baudrate
Ossillator	0	$\frac{f_{osc}}{12}$
Oscillator	2	$\frac{2^{SMOD}}{64} \times f_{OSC}$
Timer 1 (16-bit timer) (8-bit timer with	1,3	$\frac{2^{SMOD}}{32} \times (Timer \ 1 \ overflow)$
8-bit auto reload)	1,3	$\frac{2^{\text{SMOD}}}{32} \times \frac{f_{OSC}}{12 \times [256 - (TH1)]}$
Timer 2	1,3	$\frac{f_{OSC}}{32\times [65536-(RC2H,RC2L)]}$



#### **INTERRUPT SYSTEM**

The GMS90 series provides 5 (4K bytes ROM version) or 6 (above 8K bytes ROM version) interrupt sources with two priority levels. Figure 3 gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3. Interrupt Request Sources



Table 8. Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vectors	Vector Address
RESET	RESET	0000H
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023H
TF2 + EXF2	Timer 2 interrupt	002BH

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in Table 9.

**Table 9. Interrupt Priority-Within-Level** 

Interru	Priority	
External Interrupt 0	IE0	High
Timer 0 Interrupt	TF0	Ţ
External Interrupt 1	IE1	$\downarrow$
Timer 1 Interrupt	TF1	$\downarrow$
Serial Channel	RI + TI	$\downarrow$
Timer 2 Interrupt	TF2 + EXF2	Low



### **Power Saving Modes**

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. Table 10 gives a general overview of the power saving modes.

**Table 10. Power Saving Modes Overview** 

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	- Enabled interrupt - Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power-Down mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on- chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation,  $V_{CC}$  can be reduced to minimize power consumption. It must be ensured, however, that  $V_{CC}$  is not reduced before the Power Down mode is invoked, and that  $V_{CC}$  is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before  $V_{CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).



#### **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings**

Ambient temperature under bias (T <sub>A</sub> )	40 to + 85 °C
Storage temperature (T <sub>ST</sub> )	65 to + 150 °C
Voltage on V <sub>CC</sub> pins with respect to ground (V <sub>SS</sub> )	0.5V to 6.5V
Voltage on any pin with respect to ground (V <sub>SS</sub> )	0.5V to $V_{CC} + 0.5V$
Input current on any pin during overload condition	15mA to +15mA
Absolute sum of all input currents during overload condition	100mA
Power dissipation	1.5W

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{IN} > V_{CC}$  or  $V_{IN} < V_{SS}$ ) the Voltage on  $V_{CC}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



#### **DC Characteristics**

#### DC Characteristics for GMS90C31/32, GMS90C51/52/54/56/58

 $V_{CC}=5V+10\%$ , -15%;  $V_{SS}{=}0V$ ;  $T_{A}{=}0^{\circ}C$  to  $70^{\circ}C$ 

Barrantan	Symbol Limit Values			1120	Test Conditions	
Parameter	Symbol	Min. Max.		Unit	lest Conditions	
Input low voltage (except EA, RESET)	VIL	-0.5	-0.5 0.2V <sub>CC</sub> - 0.1 V		-	
Input low voltage (EA)	V <sub>IL1</sub>	-0.5	0.2V <sub>CC</sub> - 0.3	V	-	
Input low voltage (RESET)	$V_{IL2}$	-0.5	0.2V <sub>CC</sub> + 0.1	V	-	
Input high voltage (except XTAL1, EA, RESET)	V <sub>IH</sub>	0.2V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to XTAL1	V <sub>IH1</sub>	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to EA, RESET	V <sub>IH2</sub>	0.6V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	V <sub>OL</sub>	-	0.45	V	I <sub>OL</sub> = 1.6mA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	V <sub>OL1</sub>	-	0.45	V	I <sub>OL</sub> = 3.2mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3)	V <sub>OH</sub>	2.4 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -80μA I <sub>OH</sub> = -10μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V <sub>OH1</sub>	2.4 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -800μA <sup>2)</sup> I <sub>OH</sub> = -80μA <sup>2)</sup>	
Logic 0 input current (ports 1, 2, 3)	I <sub>IL</sub>	-10	-50	μΑ	V <sub>IN</sub> = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I <sub>TL</sub>	-65	-650	μΑ	V <sub>IN</sub> = 2.0V	
Input leakage current (port 0, EA)	ILI	-	±1	μΑ	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	
Pin capacitance	C <sub>IO</sub>	-	10	pF	f <sub>C</sub> = 1MHz T <sub>A</sub> = 25°C	
Power supply current:						
Active mode, 12MHz 3)	Icc	-	21	mA	V <sub>CC</sub> = 5V <sup>4)</sup>	
Idle mode, 12MHz 3)	Icc	-	4.8	mA	V <sub>CC</sub> = 5V <sup>5)</sup>	
Active mode, 24 MHz 3)	Icc			V <sub>CC</sub> = 5V <sup>4)</sup>		
Idle mode, 24MHz 3)	Icc	- 8.2 mA V <sub>CC</sub> =		V <sub>CC</sub> = 5V <sup>5)</sup>		
Active mode, 40 MHz 3)	Icc	-	58.5	mA	V <sub>CC</sub> = 5V <sup>4)</sup>	
Idle mode, 40 MHz 3)	Icc	$-$ 12.5 mA $ _{\text{VCC}}$		V <sub>CC</sub> = 5V <sup>5)</sup>		
Power Down Mode 3)	I <sub>PD</sub>	_	30	μΑ	V <sub>CC</sub> = 5V <sup>6)</sup>	



- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V<sub>OL</sub> of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading: > 50pF at 3.3V, > 100pF at 5V), the noise pulse on ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and  $\overline{\text{PSEN}}$  to momentarily fall below the 0.9V<sub>CC</sub> specification when the address lines are stabilizing.
- 3)  $I_{CC}$  Max at other frequencies is given by:

active mode:  $I_{CC} = 1.27 \times f_{OSC} + 5.73$ 

idle mode:  $I_{CC} = 0.28 \times f_{OSC} + 1.45$  (except OTP devices)

where f<sub>OSC</sub> is the oscillator frequency in MHz. I<sub>CC</sub> values are given in mA and measured at V<sub>CC</sub> = 5V.

4) I<sub>CC</sub> (active mode) is measured with:

XTAL1 driven with  $t_{CLCH}$ ,  $t_{CHCL} = 5$ ns,  $V_{IL} = V_{SS} + 0.5$ V,  $V_{IH} = V_{CC} - 0.5$ V; XTAL2 = N.C.;

EA = Port0 = RESET = V<sub>CC</sub>; all other pins are disconnected. I<sub>CC</sub> would be slightly higher if a crystal oscillator is used (appr. 1mA).

5) I<sub>CC</sub> (Idle mode) is measured with all output pins disconnected and with all peripherals disabled;

 $\text{XTAL1 dri}\underline{\text{ven}} \text{ with } t_{\text{CLCH}}, \, t_{\text{CHCL}} = 5 \text{ns}, \, V_{\text{IL}} = V_{\text{SS}} + 0.5 \text{V}, \, V_{\text{IH}} = V_{\text{CC}} - 0.5 \text{V}; \, \text{XTAL2} = \text{N.C.};$ 

RESET =  $\overline{EA}$  =  $V_{SS}$ ; Port0 =  $V_{CC}$ ; all other pins are disconnected;

6) I<sub>PD</sub> (Power Down Mode) is measured under following conditions:

EA = Port0 = V<sub>CC</sub>; RESET = V<sub>SS</sub>; XTAL2 = N.C.; XTAL1 = V<sub>SS</sub>; all other pins are disconnected.



## DC Characteristics for GMS97C51/52/54/56/58 (H)

 $V_{CC}$ = 5V + 10%, -15%;  $V_{SS}$ =0V;  $T_{A}$ = 0°C to 70°C

Barrantan	0	Limit	Values	1121	Took Conditions	
Parameter	Symbol	Min. Max.		Unit	Test Conditions	
Input low voltage (except EA, RESET)	V <sub>IL</sub>	-0.5	0.2V <sub>CC</sub> - 0.1	V	-	
Input low voltage (EA)	V <sub>IL1</sub>	-0.5	0.2V <sub>CC</sub> - 0.3	V	-	
Input low voltage (RESET)	$V_{IL2}$	-0.5	0.2V <sub>CC</sub> + 0.1	V	-	
Input high voltage (except XTAL1, EA, RESET)	V <sub>IH</sub>	0.2V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to XTAL1	V <sub>IH1</sub>	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to $\overline{EA},$ RESET	V <sub>IH2</sub>	0.6V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	V <sub>OL</sub>	-	0.45	V	I <sub>OL</sub> = 1.6mA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	V <sub>OL1</sub>	-	0.45	V	I <sub>OL</sub> = 3.2mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3)	V <sub>OH</sub>	2.4 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -80μA I <sub>OH</sub> = -10μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V <sub>OH1</sub>	2.4 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -800μA <sup>2)</sup> I <sub>OH</sub> = -80μA <sup>2)</sup>	
Logic 0 input current (ports 1, 2, 3)	I <sub>IL</sub>	-10	-50	μΑ	V <sub>IN</sub> = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I <sub>TL</sub>	-65	-650	μА	V <sub>IN</sub> = 2.0V	
Input leakage current (port 0, EA)	ILI	-	±1	μА	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	
Pin capacitance	C <sub>IO</sub>	-	10	pF	f <sub>C</sub> = 1MHz T <sub>A</sub> = 25°C	
Power supply current:						
Active mode, 12MHz 3)	Icc			V <sub>CC</sub> = 5V <sup>4)</sup>		
Idle mode, 12MHz 3)	Icc	-	4.8	mA	V <sub>CC</sub> = 5V <sup>5)</sup>	
Active mode, 24 MHz 3)	Icc	-	36.2	mA	V <sub>CC</sub> = 5V <sup>4)</sup>	
Idle mode, 24MHz 3)	Icc	-	8.2	mA	V <sub>CC</sub> = 5V <sup>5)</sup>	
Active mode, 33 MHz 3)	Icc	-	45	mA	V <sub>CC</sub> = 5V <sup>4)</sup>	
Idle mode, 33 MHz 3)	Icc	_	10	mA	V <sub>CC</sub> = 5V <sup>5)</sup>	
Power Down Mode 3)	I <sub>PD</sub>	_	50	μΑ	V <sub>CC</sub> = 5V <sup>6)</sup>	



## DC Characteristics for GMS90L31/32, GMS90L51/52/54/56/58

 $V_{CC}$ = 3.3V + 0.3V, -0.6V;  $V_{SS}$ =0V;  $T_A$ = 0°C to 70°C

Davamatas			Values	Unit	Test Conditions	
Parameter	Symbol	Min.	Max.	Unit	rest Conditions	
Input low voltage	V <sub>IL</sub>	-0.5	0.8	V	-	
Input high voltage	V <sub>IH</sub>	2.0	V <sub>CC</sub> + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	V <sub>OL</sub>	-	0.45 0.30	V	I <sub>OL</sub> = 1.6mA <sup>1)</sup> I <sub>OL</sub> = 100μA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	V <sub>OL1</sub>	-	0.45 0.30	V	I <sub>OL</sub> = 3.2mA <sup>1)</sup> I <sub>OL</sub> = 200μA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3)	Voн	2.0 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -20μA I <sub>OH</sub> = -10μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V <sub>OH1</sub>	2.0 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -800μA <sup>2)</sup> I <sub>OH</sub> = -80μA <sup>2)</sup>	
Logic 0 input current (ports 1, 2, 3)	I <sub>IL</sub>	-1	-50	μΑ	V <sub>IN</sub> = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I <sub>TL</sub>	-25	-250	μΑ	V <sub>IN</sub> = 2.0V	
Input leakage current (port 0, EA)	l <sub>Ll</sub>	-	±1	μΑ	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	
Pin capacitance	C <sub>IO</sub>	-	10	pF	f <sub>C</sub> = 1MHz T <sub>A</sub> = 25°C	
Power supply current:						
Active mode, 16 MHz <sup>3)</sup>	Icc	-	15	mA	V <sub>CC</sub> = 3.6V <sup>4)</sup>	
Idle mode, 16MHz 3)	I <sub>CC</sub>	-	5	mA	V <sub>CC</sub> = 2.6V <sup>5)</sup>	
Power Down Mode 3)	I <sub>PD</sub>	-	10	μА	V <sub>CC</sub> =2~ 5.5V <sup>6)</sup>	



#### DC Characteristics for GMS97L51/52/54/56/58

 $V_{CC}$ = 3.3V + 0.3V, -0.6V;  $V_{SS}$ =0V;  $T_{A}$ = 0°C to 70°C

Parameter	Symbol	Limit '	Values	- Unit	Test Conditions	
Parameter	Symbol	Min.	Min. max.		rest Conditions	
Input low voltage	V <sub>IL</sub>	-0.5	0.8	V	-	
Input high voltage	V <sub>IH</sub>	2.0	V <sub>CC</sub> + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	V <sub>OL</sub>	-	0.45 0.30	V	I <sub>OL</sub> = 1.6mA <sup>1)</sup> I <sub>OL</sub> = 100μA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	V <sub>OL1</sub>	-	0.45 0.30	V	I <sub>OL</sub> = 3.2mA <sup>1)</sup> I <sub>OL</sub> = 200μA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3)	Voh	2.0 0.9V <sub>CC</sub>	-	V	I <sub>OH</sub> = -20μA I <sub>OH</sub> = -10μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V <sub>OH1</sub>	2.0 0.9V <sub>CC</sub>	-	٧	I <sub>OH</sub> = -800μA <sup>2)</sup> I <sub>OH</sub> = -80μA <sup>2)</sup>	
Logic 0 input current (ports 1, 2, 3)	I <sub>ΙL</sub>	-1	-50	μА	V <sub>IN</sub> = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I <sub>TL</sub>	-25	-250	μА	V <sub>IN</sub> = 2.0V	
Input leakage current (port 0, EA)	ILI	-	±1	μА	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	
Pin capacitance	C <sub>IO</sub>	-	10	pF	f <sub>C</sub> = 1MHz T <sub>A</sub> = 25°C	
Power supply current: Active mode, 12MHz <sup>3)</sup> Idle mode, 12MHz <sup>3)</sup> Power Down Mode <sup>3)</sup>	I <sub>CC</sub> I <sub>CC</sub> I <sub>PD</sub>	- - -	15 5 10	mA mA μA	V <sub>CC</sub> = 3.6V <sup>4)</sup> V <sub>CC</sub> = 2.6V <sup>5)</sup> V <sub>CC</sub> =2~ 5.5V <sup>6)</sup>	



#### **AC Characteristics**

#### **Explanation of the AC Symbols**

Each timing symbol has 5 characters. The first character is always a 't' (stand for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

 A: Address
 T: Time

 C: Clock
 V: Valid

 D: Input Data
 W: WR signal

H: Logic level HIGH X: No longer a valid logic level

I: Instruction (program memory contents)

Z: Float

L: Logic level LOW, or ALE

P: PSEN For example,

Q: Output Data  $t_{AVLL}$  = Time from Address Valid to ALE Low  $t_{LLPL}$  = Time from ALE Low to  $\overline{PSEN}$  Low

#### AC Characteristics for GMS90 series (12MHz version)

 $V_{CC}$ = 5V :  $V_{CC}$ = 5V + 10%, - 15%;  $V_{SS}$ = 0V;  $T_{A}$ = 0°C to 70°C

( $C_L$  for port 0. ALE and  $\overline{PSEN}$  outputs = 100pF;  $C_L$  for all other outputs = 80pF)

**V<sub>CC</sub>= 3.3V** :  $V_{CC}$ = 3.3V + 0.3V, - 0.6 $\underline{V}$ ;  $V_{SS}$ = 0V;  $T_{A}$ = 0°C to 70°C

( $C_L$  for port 0. ALE and  $\overline{PSEN}$  outputs = 50pF;  $C_L$  for all other outputs = 50pF)

Variable clock :  $Vcc = 5V : 1/t_{CLCL} = 3.5 \text{ MHz to } 12 \text{ MHz}$ 

 $Vcc = 3.3V : 1/t_{CLCL} = 1 MHz to 12 MHz$ 

#### **External Program Memory Characteristics**

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 12MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	tLHLL	127	-	2t <sub>CLCL</sub> -40	-	ns
Address setup to ALE	t <sub>AVLL</sub>	43	-	t <sub>CLCL</sub> -40	-	ns
Address hold after ALE	t <sub>LLAX</sub>	30	-	t <sub>CLCL</sub> -53	-	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	-	233	-	4t <sub>CLCL</sub> -100	ns
ALE to PSEN	t <sub>LLPL</sub>	58	-	t <sub>CLCL</sub> -25	-	ns
PSEN pulse width	t <sub>PLPH</sub>	215	-	3t <sub>CLCL</sub> -35	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	-	150	-	3t <sub>CLCL</sub> -100	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	-	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> †	-	63	-	t <sub>CLCL</sub> -20	ns
Address valid after PSEN	t <sub>PXAV</sub> †	75	-	t <sub>CLCL</sub> -8	-	ns



Parameter	Symbol	12 MHz C	Scillator	Variable ( 1/t <sub>CLCL</sub> = 3.	Unit	
		Min.	Max.	Min.	Max.	
Address to valid instruction in	t <sub>AVIV</sub>	-	302	-	5t <sub>CLCL</sub> -115	ns
Address float to PSEN	t <sub>AZPL</sub>	0	-	0	-	ns

<sup>&</sup>lt;sup>†</sup> Interfacing the GMS90 series to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



# AC Characteristics for GMS90 series (12MHz)

# **External Data Memory Characteristics**

Parameter	Symbol	12 MHz C	Scillator		Oscillator 5 to 12MHz	Unit
		Min.	Max.	Min.	Max.	
RD pulse width	t <sub>RLRH</sub>	400	-	6t <sub>CLCL</sub> -100	-	ns
WR pulse width	t <sub>WLWH</sub>	400	-	6t <sub>CLCL</sub> -100	-	ns
Address hold after ALE	t <sub>LLAX2</sub>	53	-	t <sub>CLCL</sub> -30	-	ns
RD to valid data in	t <sub>RLDV</sub>	-	252	-	5t <sub>CLCL</sub> -165	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	-	97	-	2t <sub>CLCL</sub> -70	ns
ALE to valid data in	t <sub>LLDV</sub>	-	517	-	8t <sub>CLCL</sub> -150	ns
Address to valid data in	t <sub>AVDV</sub>	-	585	-	9t <sub>CLCL</sub> -165	ns
ALE to WR or RD	t <sub>LLWL</sub>	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
Address valid to WR or RD	t <sub>AVWL</sub>	203	-	4t <sub>CLCL</sub> -130	-	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	43	123	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
Data valid to WR transition	t <sub>QVWX</sub>	33	-	t <sub>CLCL</sub> -50	-	ns
Data setup before WR	t <sub>QVWH</sub>	433	-	7t <sub>CLCL</sub> -150	-	ns
Data hold after WR	t <sub>WHQX</sub>	33	-	t <sub>CLCL</sub> -50	-	ns
Address float after RD	t <sub>RLAZ</sub>	-	0	-	0	ns

# Advance Information (12MHz)

### **External Clock Drive**

Parameter	Symbol	Variable (Freq. = 3.5	Unit	
		Min.	Max.	
Oscillator period (V <sub>CC</sub> =5V) Oscillator period (V <sub>CC</sub> =3.3V)	tclcl tclcl	83.3 83.3	285.7 1	ns
High time	tchcx	20	t <sub>CLCL</sub> - t <sub>CLCX</sub>	ns
Low time	t <sub>CLCX</sub>	20	t <sub>CLCL</sub> - t <sub>CHCX</sub>	ns
Rise time	t <sub>CLCH</sub>	-	20	ns
Fall time	tchcl	-	20	ns



### AC Characteristics for GMS90 series (16MHz version)

$$\begin{split} V_{CC} &= 3.3V + 0.3V, -0.6V; \ V_{SS} &= 0V; \ T_A \\ &= 0^{\circ}C \ \text{to } 70^{\circ}C \\ (C_L \ \text{for port } 0. \ ALE \ \text{and } \overline{PSEN} \ \text{outputs} \\ &= 50pF; \ C_L \ \text{for all other outputs} \\ &= 50pF) \end{split}$$

### **External Program Memory Characteristics**

Parameter	Symbol	16 MHz (	Oscillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 16MHz	
		Min.	Max.	Min.	Max.	
ALE pulse width	t <sub>LHLL</sub>	85	-	2t <sub>CLCL</sub> -40	-	ns
Address setup to ALE	t <sub>AVLL</sub>	23	-	t <sub>CLCL</sub> -40	-	ns
Address hold after ALE	t <sub>LLAX</sub>	23	-	t <sub>CLCL</sub> -40	-	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	-	150	-	4t <sub>CLCL</sub> -100	ns
ALE to PSEN	t <sub>LLPL</sub>	38	-	t <sub>CLCL</sub> -25	-	ns
PSEN pulse width	tPLPH	153	-	3t <sub>CLCL</sub> -35	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	-	88	-	3t <sub>CLCL</sub> -100	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	-	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> †	-	43	-	t <sub>CLCL</sub> -20	ns
Address valid after PSEN	t <sub>PXAV</sub> †	55	-	t <sub>CLCL</sub> -8	-	ns
Address to valid instruction in	t <sub>AVIV</sub>	-	198	-	5t <sub>CLCL</sub> -115	ns
Address float to PSEN	t <sub>AZPL</sub>	0	-	0	-	ns

<sup>&</sup>lt;sup>†</sup> Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



# AC Characteristics for GMS90 series (16MHz)

# **External Data Memory Characteristics**

Parameter	Symbol	16 MHz C	Scillator	Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 16MHz		Unit
		Min.	Max.	Min.	Max.	
RD pulse width	t <sub>RLRH</sub>	275	-	6t <sub>CLCL</sub> -100	-	ns
WR pulse width	t <sub>WLWH</sub>	275	-	6t <sub>CLCL</sub> -100	-	ns
Address hold after ALE	t <sub>LLAX2</sub>	23	-	t <sub>CLCL</sub> -40	-	ns
RD to valid data in	t <sub>RLDV</sub>	-	183	-	5t <sub>CLCL</sub> -130	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	-	75	-	2t <sub>CLCL</sub> -50	ns
ALE to valid data in	t <sub>LLDV</sub>	-	350	-	8t <sub>CLCL</sub> -150	ns
Address to valid data in	t <sub>AVDV</sub>	-	398	-	9t <sub>CLCL</sub> -165	ns
ALE to WR or RD	t <sub>LLWL</sub>	138	238	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
Address valid to WR or RD	t <sub>AVWL</sub>	120	-	4t <sub>CLCL</sub> -130	-	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	28	97	t <sub>CLCL</sub> -35	t <sub>CLCL</sub> +35	ns
Data valid to WR transition	t <sub>QVWX</sub>	13	-	t <sub>CLCL</sub> -50	-	ns
Data setup before WR	t <sub>QVWH</sub>	288	-	7t <sub>CLCL</sub> -150	-	ns
Data hold after WR	t <sub>WHQX</sub>	23	-	t <sub>CLCL</sub> -40	-	ns
Address float after RD	t <sub>RLAZ</sub>	-	0	-	0	ns

# Advance Information (16MHz)

### **External Clock Drive**

Parameter	Symbol	Variable (Freq. = 3.5	Unit	
	-	Min.	Max.	
Oscillator period	t <sub>CLCL</sub>	62.5	285.7	ns
High time	t <sub>CHCX</sub>	17	tclcl - tclcx	ns
Low time	t <sub>CLCX</sub>	17	tclcl - tchcx	ns
Rise time	tCLCH	-	17	ns
Fall time	tCHCL	-	17	ns



### AC Characteristics for GMS90 series (24MHz version)

 $V_{CC}=5V+10\%, -15\%; V_{SS}=0V; T_A=0^{\circ}C \text{ to } 70^{\circ}C$ 

( $C_L$  for port 0. ALE and  $\overline{PSEN}$  outputs = 100pF;  $C_L$  for all other outputs = 80pF)

### **External Program Memory Characteristics**

Parameter	Symbol	24 MHz (	24 MHz Oscillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 24MHz	
		Min.	Max.	Min.	Max.	
ALE pulse width	t <sub>LHLL</sub>	43	-	2t <sub>CLCL</sub> -40	-	ns
Address setup to ALE	t <sub>AVLL</sub>	17	-	t <sub>CLCL</sub> -25	-	ns
Address hold after ALE	t <sub>LLAX</sub>	17	-	t <sub>CLCL</sub> -25	-	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	-	80	-	4t <sub>CLCL</sub> -87	ns
ALE to PSEN	t <sub>LLPL</sub>	22	-	t <sub>CLCL</sub> -20	-	ns
PSEN pulse width	tPLPH	95	-	3t <sub>CLCL</sub> -30	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	-	60	-	3t <sub>CLCL</sub> -65	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	-	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> †	-	32	-	t <sub>CLCL</sub> -10	ns
Address valid after PSEN	t <sub>PXAV</sub> †	37	-	t <sub>CLCL</sub> -5	-	ns
Address to valid instruction in	t <sub>AVIV</sub>	-	148	-	5t <sub>CLCL</sub> -60	ns
Address float to PSEN	t <sub>AZPL</sub>	0	-	0	-	ns

<sup>&</sup>lt;sup>†</sup> Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



# AC Characteristics for GMS90 series (24MHz)

# **External Data Memory Characteristics**

Parameter	Symbol	24 MHz C	Scillator		Oscillator 5 to 24MHz	Unit
		Min.	Max.	Min.	Max.	
RD pulse width	t <sub>RLRH</sub>	180	-	6t <sub>CLCL</sub> -70	-	ns
WR pulse width	t <sub>WLWH</sub>	180	-	6t <sub>CLCL</sub> -70	-	ns
Address hold after ALE	t <sub>LLAX2</sub>	15	-	t <sub>CLCL</sub> -27	-	ns
RD to valid data in	t <sub>RLDV</sub>	-	118	-	5t <sub>CLCL</sub> -90	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	-	63	-	2t <sub>CLCL</sub> -20	ns
ALE to valid data in	t <sub>LLDV</sub>	-	200	-	8t <sub>CLCL</sub> -133	ns
Address to valid data in	t <sub>AVDV</sub>	-	220	-	9t <sub>CLCL</sub> -155	ns
ALE to WR or RD	t <sub>LLWL</sub>	75	175	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
Address valid to WR or RD	t <sub>AVWL</sub>	67	-	4t <sub>CLCL</sub> -97	-	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	17	67	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	ns
Data valid to WR transition	t <sub>QVWX</sub>	5	-	t <sub>CLCL</sub> -37	-	ns
Data setup before WR	t <sub>QVWH</sub>	170	-	7t <sub>CLCL</sub> -122	-	ns
Data hold after WR	t <sub>WHQX</sub>	15	-	t <sub>CLCL</sub> -27	-	ns
Address float after RD	t <sub>RLAZ</sub>	-	0	-	0	ns

# Advance Information (24MHz)

### **External Clock Drive**

Parameter	Symbol	Variable (Freq. = 3.5	Unit	
		Min.	Max.	
Oscillator period	t <sub>CLCL</sub>	41.7	285.7	ns
High time	tchcx	12	t <sub>CLCL</sub> - t <sub>CLCX</sub>	ns
Low time	tcLcx	12	t <sub>CLCL</sub> - t <sub>CHCX</sub>	ns
Rise time	tCLCH	-	12	ns
Fall time	tchcl	-	12	ns



### AC Characteristics for GMS90 series (33MHz version)

$$\begin{split} V_{CC} &= 5V + 10\%, \, -15\%; \, V_{SS} = 0V; \; T_A = 0^{\circ}C \; to \; 70^{\circ}C \\ (C_L \; for \; port \; 0. \; ALE \; and \; \overline{PSEN} \; outputs = 100pF; \, C_L \; for \; all \; other \; outputs = 80pF) \end{split}$$

### **External Program Memory Characteristics**

Parameter	Symbol	33 MHz Oscillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 33MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t <sub>LHLL</sub>	40	-	2t <sub>CLCL</sub> -20	-	ns
Address setup to ALE	t <sub>AVLL</sub>	10	-	t <sub>CLCL</sub> -20	-	ns
Address hold after ALE	t <sub>LLAX</sub>	10	-	t <sub>CLCL</sub> -20	-	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	-	56	-	4t <sub>CLCL</sub> -65	ns
ALE to PSEN	t <sub>LLPL</sub>	15	-	t <sub>CLCL</sub> -15	-	ns
PSEN pulse width	tpLPH	80	-	3t <sub>CLCL</sub> -20	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	-	35	-	3t <sub>CLCL</sub> -55	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	-	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> †	-	20	-	t <sub>CLCL</sub> -10	ns
Address valid after PSEN	t <sub>PXAV</sub> †	25	-	t <sub>CLCL</sub> -5	-	ns
Address to valid instruction in	t <sub>AVIV</sub>	-	91	-	5t <sub>CLCL</sub> -60	ns
Address float to PSEN	t <sub>AZPL</sub>	0	-	0	-	ns

<sup>&</sup>lt;sup>†</sup> Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



# AC Characteristics for GMS90 series (33MHz)

# **External Data Memory Characteristics**

Parameter	Symbol	33 MHz C	Scillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 33MHz		
		Min.	Max.	Min.	Max.		
RD pulse width	t <sub>RLRH</sub>	132	-	6t <sub>CLCL</sub> -50	-	ns	
WR pulse width	t <sub>WLWH</sub>	132	-	6t <sub>CLCL</sub> -50	-	ns	
Address hold after ALE	t <sub>LLAX2</sub>	10	-	t <sub>CLCL</sub> -20	-	ns	
RD to valid data in	t <sub>RLDV</sub>	-	81	-	5t <sub>CLCL</sub> -70	ns	
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns	
Data float after RD	t <sub>RHDZ</sub>	-	46	-	2t <sub>CLCL</sub> -15	ns	
ALE to valid data in	t <sub>LLDV</sub>	-	153	-	8t <sub>CLCL</sub> -90	ns	
Address to valid data in	t <sub>AVDV</sub>	-	183	-	9t <sub>CLCL</sub> -90	ns	
ALE to WR or RD	t <sub>LLWL</sub>	71	111	3t <sub>CLCL</sub> -20	3t <sub>CLCL</sub> +20	ns	
Address valid to WR or RD	t <sub>AVWL</sub>	66	-	4t <sub>CLCL</sub> -55	-	ns	
WR or RD high to ALE high	t <sub>WHLH</sub>	10	40	t <sub>CLCL</sub> -20	t <sub>CLCL</sub> +20	ns	
Data valid to WR transition	t <sub>QVWX</sub>	5	-	t <sub>CLCL</sub> -25	-	ns	
Data setup before WR	t <sub>QVWH</sub>	142	-	7t <sub>CLCL</sub> -70	-	ns	
Data hold after WR	t <sub>WHQX</sub>	10	-	t <sub>CLCL</sub> -20	-	ns	
Address float after RD	t <sub>RLAZ</sub>	-	0	-	0	ns	

# Advance Information (33MHz)

### **External Clock Drive**

Parameter	Symbol	Variable (Freq. = 3.5	Unit	
		Min.	Max.	1
Oscillator period	t <sub>CLCL</sub>	30.3	285.7	ns
High time	tcHCX	11.5	tclcl - tclcx	ns
Low time	tcLcx	11.5	tclcl - tchcx	ns
Rise time	tclch	-	5	ns
Fall time	tCHCL	-	5	ns



### AC Characteristics for GMS90 series (40MHz version)

 $V_{CC}\!\!=5V+10\%,-15\%;\,V_{SS}\!\!=0V;\,\,T_{A}\!\!=0^{\circ}\!C\text{ to }70^{\circ}\!C$ 

( $C_L$  for port 0. ALE and  $\overline{PSEN}$  outputs = 100pF;  $C_L$  for all other outputs = 80pF)

### **External Program Memory Characteristics**

Parameter	Symbol	40 MHz (	40 MHz Oscillator		Variable Oscillator 1/t <sub>CLCL</sub> = 3.5 to 40MHz	
		Min.	Max.	Min.	Max.	
ALE pulse width	t <sub>LHLL</sub>	35	-	2t <sub>CLCL</sub> -15	-	ns
Address setup to ALE	t <sub>AVLL</sub>	10	-	t <sub>CLCL</sub> -15	-	ns
Address hold after ALE	t <sub>LLAX</sub>	10	-	t <sub>CLCL</sub> -15	-	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	-	55	-	4t <sub>CLCL</sub> -45	ns
ALE to PSEN	t <sub>LLPL</sub>	10	-	t <sub>CLCL</sub> -15	-	ns
PSEN pulse width	t <sub>PLPH</sub>	60	-	3t <sub>CLCL</sub> -15	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	-	25	-	3t <sub>CLCL</sub> -50	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	-	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> †	-	15	-	t <sub>CLCL</sub> -10	ns
Address valid after PSEN	t <sub>PXAV</sub> †	20	-	t <sub>CLCL</sub> -5		ns
Address to valid instruction in	t <sub>AVIV</sub>	-	65	-	5t <sub>CLCL</sub> -60	ns
Address float to PSEN	t <sub>AZPL</sub>	5	-	5	-	ns

<sup>&</sup>lt;sup>†</sup> Interfacing the GMS90 series to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



# AC Characteristics for GMS90 series (40MHz)

# **External Data Memory Characteristics**

Parameter	Symbol	at 40 MF	łz Clock	Variabl 1/t <sub>CLCL</sub> = 3.	Unit	
		Min.	Max.	Min.	Max.	
RD pulse width	t <sub>RLRH</sub>	120	-	6t <sub>CLCL</sub> -30	-	ns
WR pulse width	t <sub>WLWH</sub>	120	-	6t <sub>CLCL</sub> -30	-	ns
Address hold after ALE	t <sub>LLAX2</sub>	10	-	t <sub>CLCL</sub> -15	-	ns
RD to valid data in	t <sub>RLDV</sub>	-	75	-	5t <sub>CLCL</sub> -50	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	-	38	-	2t <sub>CLCL</sub> -12	ns
ALE to valid data in	t <sub>LLDV</sub>	-	150	-	8t <sub>CLCL</sub> -50	ns
Address to valid data in	t <sub>AVDV</sub>	-	150	-	9t <sub>CLCL</sub> -75	ns
ALE to WR or RD	t <sub>LLWL</sub>	60	90	3t <sub>CLCL</sub> -15	3t <sub>CLCL</sub> +15	ns
Address valid to WR or RD	t <sub>AVWL</sub>	70	-	4t <sub>CLCL</sub> -30	-	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	10	40	t <sub>CLCL</sub> -15	t <sub>CLCL</sub> +15	ns
Data valid to WR transition	t <sub>QVWX</sub>	5	-	t <sub>CLCL</sub> -20	-	ns
Data setup before WR	t <sub>QVWH</sub>	125	-	7t <sub>CLCL</sub> -50	-	ns
Data hold after WR	t <sub>WHQX</sub>	5	-	t <sub>CLCL</sub> -20	-	ns
Address float after RD	t <sub>RLAZ</sub>	-	0	-	0	ns

# Advance Information (40MHz)

### **External Clock Drive**

Parameter	Symbol	Variable (Freq. = 3.5	Unit	
		Min.	Max.	
Oscillator period	tCLCL	25	285.7	ns
High time	tchcx	10	t <sub>CLCL</sub> - t <sub>CLCX</sub>	ns
Low time	tCLCX	10	tclcl - tchcx	ns
Rise time	tclch	-	10	ns
Fall time	tchcl	-	10	ns




Figure 4. External Program Memory Read Cycle






Figure 5. External Data Memory Read Cycle




Figure 6. External Data Memory Write Cycle






Figure 7. AC Testing: Input, Output Waveforms




Figure 8. Float Waveforms




Figure 9. External Clock Cycle



#### **OSCILLATOR CIRCUIT**




Figure 10. Recommended Oscillator Circuits

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.



# **OTP ROM Verification Characteristics**

#### **ROM Verification Mode 1**

Parameter	Symbol	Limit \	Unit		
Parameter	Symbol	Min.	Max.	Offic	
Address to valid data	t <sub>AVQV</sub>	-	48t <sub>CLCL</sub>		
ENABLE to valid data	t <sub>CLCL</sub>	-	48t <sub>CLCL</sub>	ns	
Data float after ENABLE	t <sub>EHQZ</sub>	0	48t <sub>CLCL</sub>		
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz	




Figure 11. OTP ROM Verification Mode 1



### **EPROM CHARACTERISTICS**

The GMS97C5X, 97L5X are programmed by using a modified Quick-Pulse Programming  $^{TM}$  algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/ $\overline{PROG}$  pulses. The GMS97C5X, 97L5X contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an manufactured by LGS. Table 11 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figure 12 and Figure 13. Figure 14 show the circuit configuration for normal program memory verification.

#### Reading the Signature Bytes:

The GMS97X51/52 signature bytes in locations  $030_{\rm H}$  and  $031_{\rm H}$ , the GMS97X54/56/58 signature bytes in locations  $030_{\rm H}$  and  $060_{\rm H}$ . To read these bytes follow the procedure for EPROM verify, except that P3.6 and P3.7 need to be pulled to a logic low.

The values are:

Device	Location	Contents	Remarks
GMS97X51	30 <sub>H</sub>	Е0 <sub>Н</sub>	Manufacturer ID
	31 <sub>H</sub>	73 <sub>Н</sub>	Device ID
GMS97X52	30 <sub>Н</sub>	Е0н	Manufacturer ID
	31 <sub>Н</sub>	71 <sub>Н</sub>	Device ID
GMS97X54	30 <sub>Н</sub>	Е0н	Manufacturer ID
	60 <sub>Н</sub>	54 <sub>Н</sub>	Device ID
GMS97X56	30 <sub>Н</sub>	Е0 <sub>Н</sub>	Manufacturer ID
	60 <sub>Н</sub>	56 <sub>Н</sub>	Device ID
GMS97X58	30 <sub>Н</sub>	Е0н	Manufacturer ID
	60 <sub>Н</sub>	58 <sub>Н</sub>	Device ID

#### **Quick-pulse programming**

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the GMS97C5X, 97L5X is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0, RST,  $\overline{\text{PSEN}}$  and pins of port 2 and 3 in Table 11 are held at the "Program Code Data" levels indicated in Table 11. The ALE/ $\overline{\text{PROG}}$  is pulsed low 25 times(10 times for 97X54/56/58) as shown Figure 13.

To program the encryption table, repeat the 25 pulses (10 pulses for 97X54/56/58) programming sequence for addresses 0 through 1F<sub>H</sub>(3F<sub>H</sub> for 97X54/56/58), using the "Program Encryption Table" levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulses (10 pulses for 97X54/56/58) programming sequence using the "Pgm Security Bit" levels after one security bit is programmed, further programming of the code memory and



encryption table is disabled. However, the other security bit can still be programmed. Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free glitches and overshoot.




Figure 12. Programming Configuration

#### **Program Verification**

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory location to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 11. The contents of the address location will be emitted on port 0 for this operation. If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.



#### **Program Memory Lock Bits**

The two-level Program Lock system consists of 2 Lock bits and a 32-byte (64-byte for GMS97X54/56/58) Encryption Array which are used to protect the program memory against software piracy.

#### **Encryption Array:**

Within the EPROM array are 32 bytes (64 bytes for GMS97X54/56/58) of Encryption Array that are initially unprogrammed (all 1s). Every time that a byte is addressed during a verify, address

Lock Bit Protection Modes

Mode	LB1	LB2	Protection Type		
1	J	J	No program lock features		
2	Р	U	Further programming of the EPROM is disabled		
3	Р	Р	Same as mode 2, also verify is disabled		

U: unprogrammed, P: programmed

lines are used to select a byte of the Encryption array. This byte is then exclusive-NORed (XNOR) with the code byte, creating an Encrypted Verify byte.

The algorithm, with the array in the unprogrammed state (all 1s), will return the code in its original, unmodified form, It is recommended that whenever the Encryption Array is used, at least one of the Lock Bits be programmed as well.

#### Program / Verify algorithms

Any algorithm in agreement with the conditions listed in Table 11, and which satisfies the timing specifications is suitable.

Table 11. EPROM programming modes

MODE	RST	PSEN	ALE/ PROG	EA/ V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read Signature	1	0	1	1	0	0	0	0
Program Code Data	1	0	0	$V_{PP}$	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Program encryption table	1	0	0	$V_{PP}$	1	0	1	0
Program security bit 1	1	0	0	$V_{PP}$	1	1	1	1
Program security bit 2	1	0	0	V <sub>PP</sub>	1	1	0	0

#### Notes:

- 1. "0" = Valid low for that pin, "1" = valid high for that pin.
- 2.  $V_{PP} = 12.75V \pm 0.25V$
- 3.  $V_{CC} = 5V \pm 10\%$  during programming and verification.
- 4. ALE/PROG receives 25 (10 for GMS97X54/56/58) programming pulses while  $V_{PP}$  is held at 12.75V. Each programming pulse is low for 100us ( $\pm$  10us) and high for a minimum of 10 $\mu$ s.






Figure 13. PROG Waveform




Figure 14. Program Verification



### **EPROM Programming and Verification Characteristics**

 $T_A$ = 21°C to 27°C,  $V_{CC}$ = 5V + 10%, - 15%;  $V_{SS}$ =0V;

Damanatan	Orana la al	Limit \	l lmi4		
Parameter	Symbol	Min.	Max.	Unit	
Programming supply voltage	V <sub>PP</sub>	12.5	13.0	V	
Programming supply current	I <sub>PP</sub>	-	50	mA	
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz	
Address setup to PROG low	t <sub>AVGL</sub>	48t <sub>CLCL</sub>	-	-	
Address hold after PROG	tghax	48t <sub>CLCL</sub>	-	-	
Data setup to PROG	t <sub>DVGL</sub>	48t <sub>CLCL</sub>	-	-	
Data hold after PROG	t <sub>GHDX</sub>	48t <sub>CLCL</sub>	-	-	
P2.7 (ENABLE) high to V <sub>PP</sub>	tensh	48t <sub>CLCL</sub>	-	-	
V <sub>PP</sub> setup to PROG	tshgl	10	-	μs	
V <sub>PP</sub> hold after PROG	t <sub>GHSL</sub>	10	-	μs	
PROG width	t <sub>GLGL</sub>	90	110	μs	
Address to data valid	t <sub>AVQV</sub>	-	48t <sub>CLCL</sub>	-	
ENABLE low to data valid	t <sub>ELQV</sub>	-	48t <sub>CLCL</sub>	-	
Data float after ENABLE	t <sub>EHQZ</sub>	0	48t <sub>CLCL</sub>	-	
PROG high to PROG low	t <sub>GHGL</sub>	10	-	μs	





Figure 15. EPROM Programming and Verification



### Plastic Package P-LCC-44


(Plastic Leaded Chip-Carrier)





### Plastic Package P-DIP-40


(Plastic Dual in-Line Package)





### Plastic Package P-MPQF-44

(Plastic Metric Quad Flat Package)



#### **MASK ORDER & VERIFICATION SHEET** GMS90X5X-GB Customer should write inside thick line box. 1. Customer Information 2. Device Information Package ROM size Vol. / Freq. Company Name ☐ 44MQFP ☐ 4K ☐ 12MHz Application □ 8K 24MHz ☐ 44PLCC YYYY ММ DD ☐ 40MHz □ 16K Order Date ☐ 40PDIP ☐ 24K ☐ 12MHz Tel: Fax: □ 32K ☐ 16MHz Name & ROM: 4K.8K ROM: 16,24,32K Signature: **ROM Protection** Without Normal Super Data File Name: ( .HEX) Check Sum: Mask Internet Chollian Hitel 3. Marking Specification (Please check mark into ) 40PDIP or 44PLCC 44MQFP **LGS LGS** ① C: 5V L: 3V ② ROM size GMS90 ①52-GB 90 1 5 2 - GB 1: 4K 2: 8K 4: 16K YYWW YYWW KOREA KOREA 6: 24K ©SIEMENS '92 ©SIEMENS '92 8: 32K Customer's part number 4. Delivery Schedule **LG** Confirmation Date Quantity MM חח YYYY pcs **Customer Sample** YYYY MM DD Risk Order pcs 5. ROM Code Verification This box is written after "5. Verification". YYYY MM DD MM DD Verification Date: Approval Date: Please confirm our verification data. I agree with your verification data and confirm you to make mask set. Check Sum: Fax: Tel: Fax: Tel: Name & Signature: Name & Signature: **LG Semicon**