

ADC-5210 Series Adjustment-Free 12-Bit A/D Converters

FEATURES

- 13 Microseconds maximum conversion time
- Totally adjustment-free
- Industry standard converter
- High-reliability versions available
- Low power consumption

GENERAL DESCRIPTION

DATEL's ADC-5210 Series are high performance, hybrid, 12-bit successive approximation A/D converters. These devices combine high speed with extreme accuracy to provide the best possible performance in systems that require low power consumption, adjustment free operation, and miniature size.


Active laser trimming of highly stable thinfilm resistor networks eliminates the need for external adjustment circuits. Full-scale absolute accuracy error is $\pm 0.05\%$ FSR maximum at $\pm 25^{\circ}$ C and only $\pm 0.4\%$ FSR maximum over the full military operating temperature range. Zero error is a maximum of only $\pm 0.025\%$ FSR. Conversion Time is 13 μ seconds maximum, allowing full accuracy with a 1 MHz clock.


These devices are available in three factory set input ranges: 0 to +10V dc, ±5V dc, and ±10V dc. Models are available with an internal reference, or, for improved overall accuracy, requiring an external reference. Each model guarantees no missing codes over the full operating temperature range.

Other significant features include serial or parallel output data, 1W maximum power consumption, and a 10 ppm/°C Gain Tempco. Digital outputs are TTL-compatible and output coding is complementary binary for unipolar operation and complementary offset binary for bipolar operation.

Models are available specified over the full military operating temperature range of -55 to +125°C and commercial, 0°C to +70°, operating temperature ranges.

All models require \pm 15V dc and \pm 5V dc for operation and are packaged in a 24-pin, hermetically sealed, ceramic package.





DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356



0°C to +70°C
−55°C to +125°C
-65°C to +150°C
+ 18V
– 18V
-0.5V to +7V
25V
-0.5V to +5.5V
Logic Supply
0 to -15V
0.0 .0.

FUNCTIONAL SPECIFICATIONS

1-78

Typical at +25 °C, ± 15 V dc supplies, $V_{REF} = -10.000$ V, unless otherwise noted.

ANALOG INPUTS ²	MODEL NUMBER ¹		MODEL NUMBER1		JMBER1	
Input Range (input impedance) -5V to +5V (5ΚΩ) -10V to +10V (10ΚΩ) 0 to +10V (5 ΚΩ)	ADC-5212		•	ADC-5		
TRANSFER CHARACTERISTICS	TYPICAL	M	AXIMUM	TY	PICAL	MAXIMUM
Linearity Error: +25°C. 0°C to +70°C -55°C to +125°C Differential Linearity Error No Missing Codes Full-scale Absolute Accuracy Error	± 1/4 LSB ± 1/4 LSB 	±	½ LSB ½ LSB ¾ LSB	±1	/4 LSB /4 LSB 	± ½ LSB ± ½ LSB ± ¾ LSB
Full-scale Absolute Accuracy Errors		· · · · · ·	Guaranteed over	temperature	Э .	
+25°C 0°C to +70°C -55°C to +125°C Zero Error: +25°C 0°C to +70°C -55°C to +125°C Zero Error: ADC-5216	±0.025% FSR ±0.1% FSR ±0.1% FSR ±0.01% FSR ±0.025% FSR	± ±0. ±0.	0.05% FSR 0.2% FSR 0.4% FSR 0.25% FSR 0.05% FSR 0.05% FSR	±0.0 ±0.0 ±0.0	25% FSR 05% FSR 05% FSR 01% FSR 25% FSR	±0.05% FSR ±0.1% FSR ±0.1% FSR ±0.025% FSR ±0.05% FSR ±0.05% FSR
+25°C 0°C to +70°C -55°C to +125°C Gain Error Gain Drift Conversion Time*	± 0.025% ± 10 ppm/°C	±0 ±0	0.05% FSR 0.75% FSR 0.75% FSR 			 13 μsec.
POWER SUPPLIES		<u> </u>				
Power Supply Range: ±15V dc supplies +5V dc supply +5V dc supply +15V dc supply +5V dc supply +12V dc, +5V dc supples +12V dc, +5V dc supples +10V dc reference +10V dc reference +10V dc .		±0.029 ±0.059 2	± 3% ± 5% % FSR/%Vs % FSR/%Vs 8 mA 35 mA 8 mA	±0.005° + -2 +		±3% ±5% ±0.01% FSR/Vs ±0.01% FSR/Vs 28 mA -35 mA 68 mA 2 mA 800 mW
DIGITAL INPUTS (All Models)	MINIMUN	A	TYPIC	AL	MAX	MUM
Logic Levels: Logic "1"	2.0V — 100 nanoseconds 175 nanoseconds			=		8V -
Loading High (V _{IN} = 2.4V) Loading Low (V _{IN} = 0.3V) Frequency Start Convert Input: Loading High (V _{IN} = 2.4V)			mA 	-0. 1 N 40	4 mA MHz μA	
Loading High (V _{IN} = 2.4V) Loading Low (V _{IN} = 0.3V) Set-up Time Start Low to Clock ⁴	25 nanoseco	onds	-0.25 -	mA	-0.	4 mA -

DATEL, Inc. 11 Cabot Soulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356



DIGITAL OUTPUTS (All Models)	Corr	plementary Straight Binary				
Logic Coding ⁹ : Unipolar range	Complementary Offset Binary			Complementary Offset Binary		
Logic Levels: Logic "1" Logic "0" Cutput Drive Capability, All Outputs¹º: Logic "1" Logic "1" Logic "0" Logic "0" Logic "0" Logic "0" Logic "0" Logic "1" Lo	+ 2.4V 8 TTL Loads 2 TTL Loads	+3.6V +0.15V — —	+0.3V 			
REFERENCE INPUT/OUTPUT¹						
Internal Reference: Voltage Accuracy Tempco of Drift Maximum External Current External Reference: Voltage Loading	- - - - -	-6.4V ±2% ±5 ppm/°C -10.000V	— — 100 µA —2 mA			

FOOTNOTES:

- 1. The ADC-5211, 5212, and 5216 include a 6.4V internal reference. The ADC-5214 and 5215 require an external 10.000V reference for specified operation.
- Analog input ranges are internally set at the factory.
- 3. Absolute Accuracy Error includes offset, gain, linearity and all other errors. See Technical Notes for further information.
- 4. FSR stands for Full Scale Range and is equal to the peak voltage of the selected analog input range.

 5. Conversion Time is defined as the width of the converter's STATUS (E.O.C.) pulse. The ADC-5210 Series will meet all specifications with clock frequencies up to 1 MHz. A 1 MHz clock gives a STATUS pulse that is 12 microseconds wide, however, unless careful timing precautions are taken, it will usually take 13 microseconds to update digital output data.
- 6. Power Supply rejection is guaranteed over the $\pm 15V \pm 3\%$ range.
- 7. The clock may be asymmetrical with minimum positive or negative pulse width.
- 8. In order to reset the converter, START CONVERT must be brought low at least 25 nanoseconds prior to a low-to-high clock transition. See Timing Diagram.
- 9. Serial and Parallel output data have the same coding. Serial data is NRZ successive decision pulses out, MSB first, at the clock frequency. Both serial and parallel output data become valid on the same rising clock edge. Serial data is valid on subsequent falling edges, and these edges can be used to clock serial data into receiving registers.
- 10. One TTL load is defined as sinking 40 µA with a logic 1 applied and sourcing 1.6 mA with a logic 0 applied.
 11. For ± 12V dc, +5V dc operation, contact the factory.


TECHNICAL NOTES

- 1. The use of proper layout and decoupling techniques are required to obtain rated performance. The ground pins (pins 11 & 23) are not connected internally, and therefore must be connected externally as directly as possible. They should be connected to the system analog ground, preferably through a large ground plane underneath the package. Power supplies should be bypassed to ground at the supply pins with 1 μ F electrolytic capacitors in parallel with 0.01 F ceramic capacitors.
- These converters can be made to continuously convert by tying the E.O.C. output (Pin 22) to the start convert input (Pin 1). When connected in this manner, the E.O.C. (START CONVERT) will go low at the end of conversion and the next rising edge of the clock will reset the converter and bring the E.O.C. (START CONVERT) high again. The MSB will be set on the next rising clock edge. The E.O.C. (status) will be low for approximately one clock period following each conversion.
- 3. The absolute accuracy error of an A/D converter is defined as the difference between the theoretical analog input voltage required to produce a given digital output and the unadjusted analog input voltage actually required to produce the same code. Because

- this error is measured and specified without adjustment, it includes all factors that may affect the devices accuracy at the point of measurement: offset error, linearity error, gain error, and noise error.
- 4. Because of propagation delays, the LSB of any given conversion may not be valid until a maximum of 30 nanoseconds after the E.O.C. (status) output has returned low. If the E.O.C. is used to strobe latches holding output data, adequate delays must be provided. Gate delays may be employed or the E.O.C. can be made the input of a D flip flop whose clock input is the same as the converter clock. Connected in this manner, the Q output will change one clock period after the E.O.C. changes. If the converter is connected in the continuous mode, the E.O.C. can be NORed with the converter clock to produce a positive strobe pulse 1/2 period wide, ½ period after the E.O.C. output has gone low. The rising edge of the pulse can be used to latch data after each conversion.
- Applications of these converters that require the use of sample-hold may be satisfied by DATEL's SHM-4860, a high speed hybrid unit featuring a 200 nanosecond acquisition time and 0.01% accuracy.

TIMING & CONNECTION

TIMING DIAGRAM




- NOTES: 1. The converter is reset by holding the START CON-VERT low during a low to high clock transition. The START CONVERT must be low for a minimum of 25 nanoseconds prior to the clock transition. After the START is set high, the conversion will begin on the next rising clock edge. The START CONVERT may be set low at any time during a conversion to reset and begin again.
- At the end of conversion, the E.O.C. will remain low until the converter is reset. The parallel data is valid for the entire time the E.O.C. is low.
- 3. The serial output is non-return to zero.


DIGITAL OUTPUT CODING

	ANALOG INPUT VOLTAG			
DIGITAL	0 TO + 10V ADC-5216	± 5V ADC-5211, 5214	± 10V ADC-5212, 5215	
0000 0000 0000	+ 10.0000V	+ 5.0000V	+ 10.0000V	
0000 0000 0001	+ 9.9976V	+ 4.9976V	+ 9.9951V	
0111 1111 1111	+ 5.0024V	+ 0.0024V	+ 0.0049V	
1000 0000 0000	+ 5.0000V	0.0000V	0.0000V	
1111 1111 1110	+ 0.0024V	- 4.9976V	- 9.9951V	
1111 1111 1111	0.0000V	- 5.0000V	- 10.0000V	

POWER SUPPLY DECOUPLING



TRIGGERING WITH A POSITIVE EDGE



1-80


The ADC-5210 Series A/D's may be made to start converting on a positive going edge by employing the circuit shown. The rising edge of the start signal will drive the output of IC2 low. The converter will reset on the next rising clock edge. When the converter resets, the status output (pin 22) goes high, the output of IC1 goes low; and since the start signal is still high, the output of IC2 goes high allowing the conversion to continue immediately. The start signal should be brought low before the conversion is complete.

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356




APPLICATIONS

SERIAL TO PARALLEL CONVERSION



SHORT CYCLE OPERATION



To continuously convert at N bits, the circuit shown may be used. The output of bit (N + 1) acts like a status when one converts at N bits. The START CONVERT input is made the AND function of bit (N + 1) and the STATUS output to prevent the possibility of a lock up condition at power-on.

IC1 SN7400N QUAD NAND GATE

If an application requires less than 12 bits resolution, the ADC-5210 Series may be truncated to the desired number of bits, with a proportionate decrease in conversion time, by using the circuit shown. With this circuit the start convert and E.O.C. signals function normally.

ORDERING INFORMATION				
MODEL NO.	INPUT VOLT. RANGE	REFERENCE	OPERATING TEMP. RANGE	
ADC-5211	± 5V	Internal	0 to +70°C	
ADC-5211H	± 5V	Internal	-55 to +125°C	
ADC-5212	± 10V	Internal	0 to +70°C	
ADC-5212H	± 10V	Internal	-55 to +125°C	
ADC-5214	± 5V	External	0 to +70°C	
ADC-5214H	± 5V	External	-55 to +125°C	
ADC-5215	± 10V	External	0 to +70°C	
ADC-5215H	± 10V	External	-55 to +125°C	
ADC-5216	0 to +10V	Internal	0 to +70°C	
ADC-5216H	0 to +10V	Internal	-55 to +125°C	

ODDEDING INCODMATION

For military devices compliant to MIL-STD-883, consult the factory.

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356