


# Digital Delay Units

**SERIES DDU-11**

**5 Taps ECL Interfaced**



## Features:

- Input & Output Buffered
- 5 Equally Spaced Taps
- Fits in Standard 16 Pins DIP

## Specifications:


- **Total Delay Tolerance:**  $\pm 5\%$  or better, or 2 NS whichever is greater.
- **No. Taps:** 5 equally spaced
- **Rise-time:** 2 ns typical
- **Logic 1 voltage:**  $- .96V$
- **Logic 1 current:** .26 MA
- **Logic 0 current:**  $.5\mu A$
- **Logic 0 voltage:**  $-1.65V$
- **Supply voltage:**  $-5.2V$
- **Operating Temperature:**  $-30^{\circ}C$  to  $85^{\circ}C$
- **Power Dissipation:**  $- 200 MW$  typ. (no load)
- **Temperature Coefficient:** 100 PPM/ $^{\circ}C$

Part No.	Total Delay NS	Tap Delay NS
*DDU-11-5	4	1 $\pm .3$
*DDU-11-10	8	2 $\pm .4$
*DDU-11-20	16	4 $\pm .5$
*DDU-11-25	20	5 $\pm 1.0$
DDU-11-50	50	10 $\pm 2.0$
DDU-11-75	75	15 $\pm 2.0$
DDU-11-100	100	20 $\pm 2.0$
DDU-11-150	150	30 $\pm 2.0$
DDU-11-200	200	40 $\pm 2.0$
DDU-11-250	250	50 $\pm 2.5$
DDU-11-300	300	60 $\pm 3.0$
DDU-11-400	400	80 $\pm 4.0$
DDU-11-500	500	100 $\pm 5.0$

\*time delay measurements referenced to 1st tap.  
3.5 NS  $\pm$  1 NS inherent delay.

## Test Conditions:

- Input pulse-width: 150% of total delay.
- Input pulse rise-time:  $\leq 6$  ns
- Input pulse voltage:  $-.7V$
- Rise-time measured from 20% to 80% of leading edge
- Delay time measured at 50% of leading edge.
- All measurements taken @  $V_{EE} = -5.2V$  and  $T_A = 25^{\circ}C$
- Unless otherwise specified, all time-delays are referenced to the input pin.



3 Mt. Prospect Avenue, Clifton, New Jersey 07013 ■ (201) 773-2299 ■ FAX (201) 773-9672 ■ TWX 710-989-7008