

# MC1323x



**Package Information**  
Case 2124-02  
LGA-48 [7x7 mm]

**Ordering Information**

| Device                | Device Marking | Package |
|-----------------------|----------------|---------|
| MC13233C <sup>1</sup> | MC13233C       | LGA-48  |

<sup>1</sup> See Table 1 for more details

# MC1323x

Low Cost SoC Remote Control Platform for the 2.4 GHz IEEE<sup>®</sup> 802.15.4 Standard

## 1 Introduction

The MC1323x family is Freescale's low cost System-on-Chip (SoC) platform for the IEEE<sup>®</sup> 802.15.4 Standard that incorporates a complete, low power, 2.4 GHz radio frequency transceiver with Tx/Rx switch, an 8-bit HCS08 CPU, and a functional set of MCU peripherals into a 48-pin LGA package. This family of products is targeted for wireless RF remote control and other cost-sensitive applications ranging from home TV and entertainment systems such as ZigBee BeeStack Consumer (RF4CE) to low cost, low power, IEEE 802.15.4 and ZigBee end nodes. The MC1323x is a highly integrated solution, with very low power consumption.

The MC1323x contains an RF transceiver which is an 802.15.4 Standard - 2006 compliant radio that operates in the 2.4 GHz ISM frequency band. The transceiver includes a low noise amplifier, 1mW nominal output power amplifier (PA), internal voltage controlled oscillator (VCO), integrated transmit/receive switch, on-board power supply regulation, and full spread-spectrum encoding and decoding.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2006, 2007, 2008, 2009, 2010, 2011. All rights reserved.

## Contents

|   |           |
|---|-----------|
| <b>1 Introduction</b> .....   | <b>1</b>  |
| <b>2 Features</b> .....   | <b>2</b>  |
| <b>3 Integrated IEEE 802.15.4 Transceiver (Radio and Modem)</b> ..... | <b>7</b>  |
| <b>4 HCS08 8-Bit Central Processing Unit (CPU)</b> .....              | <b>9</b>  |
| <b>5 System Clocks</b> .....  | <b>10</b> |
| <b>6 Memory</b> .....   | <b>10</b> |
| <b>7 System and Power Management</b> .....                            | <b>11</b> |
| <b>8 MCU Peripherals</b> .....  | <b>12</b> |
| <b>9 Development Environment</b> .....                                | <b>16</b> |
| <b>10 Pin Assignment and Connections</b> .....                        | <b>17</b> |
| <b>11 Electrical Specifications</b> .....                             | <b>20</b> |
| <b>12 Applications Information</b> .....                              | <b>32</b> |
| <b>13 Mechanical Diagrams (Case 2124-02, Non-JEDEC)</b> .....         | <b>34</b> |

The on-chip CPU is based on the Freescale HCS08 family of Microcontroller Units (MCU) and has 82 kilobyte (KB) of FLASH memory and 5KB of RAM. The onboard MCU peripheral set has been defined to support the targeted applications. A dedicated DMA block transfers packet data between RAM and the transceiver to off-load the CPU and allow higher efficiency and increased performance.

## 1.1 Ordering Information

Table 1 provides additional details about the MC1323x

Table 1. Orderable Parts Details

| Device     | Operating Temp Range (TA.) | Package              | Memory Options      | Description   |
|------------|----------------------------|----------------------|---------------------|---|
| MC13233C   | -40° to 85° C              | LGA-48               | 5KB RAM, 82KB Flash | Intended for smaller memory footprint applications. |
| MC13233CR2 | -40° to 85° C              | LGA-48 Tape and Reel | 5KB RAM, 82KB Flash | Intended for smaller memory footprint applications. |

## 2 Features

This section provides a simplified block diagram and highlights MC1323x features.

### 2.1 Block Diagram

Figure 1 shows a simplified block diagram of the MC1323x.




Figure 1. MC1323x Simplified Block Diagram

## 2.2 Features Summary

- Fully compliant IEEE 802.15.4 Standard 2006 transceiver supports 250 kbps O-QPSK data in 5.0 MHz channels and full spread-spectrum encode and decode
  - 2.4GHz
  - Operates on one of 16 selectable channels per IEEE 802.15.4
  - Programmable output power with 0 dBm nominal output power, programmable from -30 dBm to +3 dBm typical
  - Receive sensitivity of -94 dBm (typical) at 1% PER, 20-byte packet, much better than the IEEE 802.15.4 Standard of -85 dBm
  - Partial Power Down (PPD) “listen” mode available to reduce current while in receive mode and waiting for an incoming frame
- Small RF footprint
  - Integrated transmit/receive switch
  - Differential input/output port (typically used with a balun)
  - Low external component count
- Hardware acceleration for IEEE<sup>®</sup> 802.15.4 applications
  - DMA interface
  - AES-128 Security module
  - 16-Bit random number generator
  - 802.15.4 Auto-sequence support
  - 802.15.4 Receiver Frame filtering
- 32 MHz crystal reference oscillator; onboard load trim capability supplements external load capacitors
- Onboard 1 kHz oscillator for wake-up timing or an optional 32.768 kHz crystal for accurate low power timing.
- Transceiver Event Timer module has 4 timer comparators available to help manage the auto-sequencer and to supplement MCU TPM resources
- HCS08 8-bit, 32 MHz CPU
- 82 KB (81920<sub>dec</sub>) FLASH memory
  - 81920<sub>dec</sub> Bytes organized as 80 segments by 1024 bytes
  - Programmable over the full power supply range of 1.8 - 3.6 V
  - Automated program and erase algorithms
  - Flexible protection scheme to prevent accidental program or erase
  - Security feature to prevent unauthorized access to the FLASH
- 5 KB RAM
- Powerful In-circuit debug and FLASH programming available via on-chip module (BDM)
  - Two comparator and 9 trigger modes
  - Eight deep FIFO for storing change-of-flow addresses and event-only data

- Tag and force breakpoints
- In-circuit debugging with single breakpoint
- Multiple low power modes (less than 1  $\mu$ A in STOP3)
- Keyboard interrupt (KBI) modules
  - Two Keyboard control modules capable of supporting up to a 12x12 keyboard matrix
  - 12 Dedicated KBI pins support a 6x6 matrix without impacting other IO resources
  - 12 KBI interrupts with selectable polarity
- Serial communication interface (SCI)
  - Full duplex non-return to zero (NRZ)
  - Baud rates as high as 1 Mbps can be supported
  - LIN master extended break generation
  - LIN slave extended break detection
  - Wake-up on active edge
- Serial peripheral interface (SPI)
  - Full-duplex or single-wire bidirectional
  - Double-buffered transmit and receive
  - Master or Slave mode; MSB-first or LSB-first shifting
- Inter-integrated circuit (IIC) interface -
  - Up to 100 kbps baud rate with maximum bus loading
  - Baud rates as high as 800 kbps can be programmed
  - Multi-master operation
  - Programmable slave address
  - Interrupt driven byte-by-byte data transfer;
  - Supports broadcast mode and 10-bit addressing
- Four 16-bit timer/pulse width modulators (TPM[4:1]) - each TPM module has an assigned GPIO pin and provides
  - Single channel capability
  - Input capture
  - Output compare
  - Buffered edge-aligned or center-aligned PWM
- Carrier Modulator Timer (CMT) - IR Remote carrier generator, modulator, and transmitter.
- Real-time counter (RTC)
  - 16-bit modulus counter with binary or decimal based prescaler;
  - External clock source for precise time base, time-of-day, calendar or task scheduling functions
  - Capable of greater than one day interrupt.
- System protection features
  - Programmable low voltage warning and interrupt (LVI)

- Optional watchdog timer (COP)
- Illegal opcode detection
- 1.8V to 3.6V operating voltage with on-chip voltage regulators.
- Up to 32 GPIO
  - Hysteresis and selectable pull-up resistors on all input pins
  - Configurable slew rate and drive strength on all output pins.
- -40°C to +85°C temperature range
- RoHS-compliant 7x7 mm 48-pin LGA package

## 2.3 Software Solutions

Freescale provides a powerful software environment called the Freescale BeeKit Wireless Connectivity Toolkit. BeeKit is a comprehensive codebase of wireless networking libraries, application templates, and sample applications. The BeeKit Graphical User Interface (GUI), part of the BeeKit Wireless Connectivity Toolkit, allows users to create, modify, and update various wireless networking implementations. A wide range of software functionality is available to complement the MC1323x and these are provided as codebases within BeeKit. The following sections describe the available tools.

### 2.3.1 Simple Media Access Controller (SMAC)

The Freescale Simple Media Access Controller (SMAC) is a simple ANSI C based code stack available as sample source code. The SMAC can be used for developing proprietary RF transceiver applications using the MC1323x.

- Supports point-to-point and star network configurations
- Proprietary networks
- Source code and application examples provided

### 2.3.2 IEEE 802.15.4 2006 Standard-Compliant MAC

The Freescale 802.15.4 Standard-Compliant MAC is a code stack available as object code. The 802.15.4 MAC can be used for developing MC1323x networking applications based on the full IEEE<sup>®</sup> 802.15.4 Standard that use custom Network Layer and application software.

- Supports star, mesh and cluster tree topologies
- Supports beacons networks
- Supports GTS for low latency
- Multiple power saving modes
- AES-128 Security module
- 802.15.4 Sequence support
- 802.15.4 Receiver Frame filtering.

### 2.3.3 SynkroRF Platform

The SynkroRF Network is a general purpose, proprietary networking layer that sits on top of the IEEE<sup>®</sup> 802.15.4 MAC and PHY layers. It is designed for Wireless Personal Area Networks (WPANs) and conveys information over short distances among the participants in the network. It enables small, power efficient, inexpensive solutions to be implemented for a wide range of applications. Some key characteristics of an SynkroRF Network are:

- An over-the-air data rate of 250 kbit/s in the 2.4 GHz band.
- 3 independent communication channels in the 2.4 GHz band (15, 20, and 25).
- 2 network node types, controller and controlled nodes.
- Channel Agility mechanism.
- Low Latency Tx mode automatically enabled in conditions of radio interference.
- Fragmented mode transmission and reception, automatically enabled in conditions of radio interference.
- Robustness and ease of use.
- Essential functionality to build and support a CE network.

The SynkroRF Network layer uses components from the standard HC(S)08 Freescale platform, which is also used by the Freescale's implementations of 802.15.4. MAC and ZigBee™ layers. For more details about the platform components, see the *Freescale Platform Reference Manual*.

### 2.3.4 BeeStack Consumer

Freescale's ZigBee RF4CE stack, called BeeStack Consumer, is a networking layer that sits on top of the IEEE<sup>®</sup> 802.15.4 MAC and PHY layers. It is designed for standards-based Wireless Personal Area Networks (WPANs) of home entertainment products and conveys information over short distances among the participants in the network. It enables small, power efficient, inexpensive solutions to be implemented for a wide range of applications. Targeted applications include DTV, set top box, A/V receivers, DVD players, security, and other consumer products.

Some key characteristics of a BeeStack Consumer network are:

- An over-the-air data rate of 250 kbit/s in the 2.4 GHz band
- 3 independent communication channels in the 2.4 GHz band
- 2 network node types, controller node and target node
- Channel Agility mechanism
- Provides robustness and ease of use
- Includes essential functionality to build and support a CE network

The BeeStack Consumer layer uses components from the standard HCS08 Freescale platform, which is also used by the Freescale implementations of 802.15.4. MAC or ZigBee™ layers. For more details about the platform components, see the *Freescale Platform Reference Manual*.

## 2.3.5 ZigBee-Compliant Network Stack

Freescale's BeeStack architecture builds on the ZigBee protocol stack. Based on the OSI Seven-Layer model, the ZigBee stack ensures inter-operability among networked devices. The physical (PHY), media access control (MAC), and network (NWK) layers create the foundation for the application (APL) layers. BeeStack defines additional services to improve the communication between layers of the protocol stack.

At the Application Layer, the application support layer (ASL) facilitates information exchange between the Application Support Sub-Layer (APS) and application objects. Finally, ZigBee Device Objects (ZDO), in addition to other manufacturer-designed applications, allow for a wide range of useful tasks applicable to home and industrial automation.

BeeStack uses the IEEE 802.15.4-compliant MAC/PHY layer that is not part of ZigBee itself. The NWK layer defines routing, network creation and configuration, and device synchronization. The application framework (AF) supports a rich array of services that define ZigBee functionality. ZigBee Device Objects (ZDO) implement application-level services in all nodes via profiles. A security service provider (SSP) is available to the layers that use encryption (NWK and APS), i.e., Advanced Encryption Standard (AES) 128-bit security.

The complete Freescale BeeStack protocol stack includes the following components:

- ZigBee Device Objects (ZDO) and ZigBee Device Profile (ZDP)
- Application Support Sub-Layer (APS)
- Application Framework (AF)
- Network (NWK) Layer
- Security Service Provider (SSP)
- IEEE 802.15.4-compliant MAC and Physical (PHY) Layer

## 3 Integrated IEEE 802.15.4 Transceiver (Radio and Modem)

The MC1323x IEEE 802.15.4 fully-compliant transceiver provides a complete 2.4 GHz radio with 250 kbps Offset-Quadrature Phase Shift Keying (O-QPSK) data in 5.0 MHz channels and full spread-spectrum encode and decode. The modem supports the full requirement of the IEEE 802.15.4 Standard functionality to transmit, receive, and do clear channel assessment (CCA), Energy Detect (ED), and Link Quality Indication (LQI).

- Programmable output power with 0 dBm nominal output power, programmable from -30 dBm to +2 dBm typical
- Receive sensitivity of -94 dBm (typical) at 1% PER, 20-byte packet
- Differential bi-directional RF input/output port
- Integrated transmit/receive switch
- Receive current can be reduced while waiting or "listening" for an incoming frame using partial power down (PPD) mode

## 3.1 RF Interface and Usage

The MC1323x RF interface provides a bi-directional, differential port that connects directly to a balun. The balun connects directly to a single-ended antenna and converts that interface to a full differential, bi-directional, on-chip interface with transmit/receive switch, LNA, and complementary PA outputs. This combination allows for a small footprint and low cost RF solution.

## 3.2 Transceiver Register Interface and Operation

The transceiver is controlled by set of interface registers that are memory-mapped into the CPU address space. The transceiver is capable of independent operation to perform transmit, receive, or perform CCA/ED operations and combinations. Additional features of the transceiver include:

- DMA function moves data directly between RAM and transceiver buffers during transmit and receive on a cycle-steal basis. This off loads the data transfer from the CPU and provides higher performance.
- Interrupt capability dependent on RX packet data availability. An interrupt can be generated based on a programmed count of RX data bytes that have been received and moved to RAM. This allows CPU filtering of RX data before completion of the packet reception to accelerate response to the packet.
- Four transceiver Event Timer comparators are available to supplement MCU peripheral timer resources for PHY and MAC timing requirements.

## 3.3 IEEE 802.15.4 Acceleration Hardware

The 802.15.4 transceiver has several hardware features that reduce the software stack size, off load the function from the CPU, and improve performance

- Fully supports 2003 & 2006 versions of the IEEE 802.15 Standard.
- Supports slotted and unslotted modes
- Supports beacon enabled and non-beacon enabled networks
- DMA data transfer between RAM and radio
- Separate AES-128 Security module
- 16-bit random number generator
- 802.15.4 Sequence support
  - RX (conditionally followed by TXAck)
  - TX
  - CCA (used for CCA and ED cycles)
  - Tx/Rx (Tx followed by unconditional Rx or RCACK)
  - Continuous CCA
- 802.15.4 Receiver Frame filtering.



### 3.4 Unique Partial Power Down (PPD) or “Listen” Receive Mode

The MC1323x provides a unique Partial Power Down receive (PPD\_RX) mode. When this mode is selected:

- Whenever a receive cycle is initiated, the receiver is not turned fully on to save current until receive energy of a preset level is detected
- The receiver will turn fully on only when triggered by energy at the preset level, and then receives the expected frame. The full-on state is the same as the standard receive state
- The preset level can be programmed for various RX input power levels

Use of the PPD\_RX mode provides two distinct advantages:

1. Reduced “listen” mode current - The receive current is significantly reduced while waiting for a frame. If a node is a coordinator, router, or gateway and it spends a significant percentage of its RF-active time waiting for incoming frames from clients or other devices, the net power savings can be significant.
2. Reduced sensitivity as a desired effect - The PPD\_RX mode provides different levels of reduced sensitivity. If a node operates in a densely populated area, it may be desirable to de-sensitize the receiver such that the device does not respond to incoming frames with an energy level below the desired threshold. This could be useful for security, net efficiency, reduced noise triggering and many other purposes.

## 4 HCS08 8-Bit Central Processing Unit (CPU)

The onboard CPU is a 32 MHz 8-bit HCS08 core. It executes a super set of the 68HC08 instruction set with added BGND instructions. The HCS08 CPU is fully source and object code compatible with the M68HC08 CPU. Several instructions and enhanced addressing modes are added to improve C compiler efficiency and to support a new background debug system. It has an 8-bit data bus, a 16-bit address bus and a 2-stage instruction pipe that facilitates the overlapping of instruction fetching and execution. There are 29 vectors for internal interrupt sources and one vector for an external interrupt pin. The debug or BDM module provides a serial one-wire interface for non-intrusive debugging of application programs.

Features of the HCS08 CPU include:

- Object code fully upward-compatible with M68HC05 and M68HC08 Families
- 64-KB CPU address space with banked memory management unit for greater than 64 KB
- 16-bit stack pointer (any size stack anywhere in 64-KB CPU address space)
- 16-bit index register (H:X) with powerful indexed addressing modes
- 8-bit accumulator (A)
- Many instructions treat X as a second general-purpose 8-bit register
- Seven addressing modes:
  - Inherent — Operands in internal registers
  - Relative — 8-bit signed offset to branch destination
  - Immediate — Operand in next object code byte(s)

- Direct — Operand in memory at 0x0000–0x00FF
- Extended — Operand anywhere in 64-KB address space
- Indexed relative to H:X — Five submodes including auto increment
- Indexed relative to SP — Improves C efficiency dramatically
- Memory-to-memory data move instructions with four address mode combinations
- Overflow, half-carry, negative, zero, and carry condition codes support conditional branching on the results of signed, unsigned, and binary-coded decimal (BCD) operations
- Efficient bit manipulation instructions
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- STOP and WAIT instructions to invoke low-power operating modes

## 5 System Clocks

The primary system reference frequency is a 32 MHz crystal oscillator. The crystal requirements for the oscillator and oscillator performance must support a +/-40 ppm frequency accuracy to meet the IEEE 802.15.4 Standard requirements. All system clocks are generated from this source. Features of the clock system include:

- The 32 MHz reference oscillator has onboard programmable capacitive loading that allows software tuning of frequency accuracy
- CPU clock as high as 32 MHz
- Bus clock (and peripheral clock) equals 1/2 CPU clock
- Clocks to individual peripherals can be independently disabled for best power management.
- CPU clock can be lowered to 500 kHz for lower power (250 kHz bus clock)

An optional 32.768 kHz crystal oscillator is available for accurate low power timing and the Real Time Clock (RTC). Also, an onboard, low accuracy 1 kHz oscillator is available for sleep timing wake-up.

## 6 Memory

The MC1323x memory resources consist of RAM, FLASH program memory for nonvolatile data storage, and control/status registers for I/O, peripherals, management, and the transceiver. Features include:

- 80 KB FLASH (81920<sub>dec</sub>) bytes organized as 80 segments of 1024 byte/segment)
- 5 KB RAM
- Security circuitry to prevent unauthorized access to RAM and FLASH contents

## 7 System and Power Management

The MC1323x is inherently a low power device, but it also has extensive system control and power management to maximize battery life and provide system protection.

### 7.1 Modes of Operation

The MC1323x modes of operation include:

- Active background mode for code development
- Run mode — CPU clocks can be run at full speed and the internal supply is fully regulated.
- LPRun mode — CPU clock is set to 500 kHz and peripheral clocks (bus clock) to 250 kHz and the internal voltage regulator is in standby
- Wait mode — CPU shuts down to conserve power; system clocks are running and full regulation is maintained
- LPWait mode — CPU shuts down to conserve power; peripheral clocks are restricted to 250 kHz and the internal voltage regulator is in standby
- STOP modes — System clocks are stopped and voltage regulator is in standby
  - STOP3 — All internal circuits are powered for fast recovery (32 MHz oscillator on-off optional)
  - STOP2 — Partial power down of internal circuits, RAM content is retained; I/O states are held

### 7.2 Power Management

The MC1323x power management is controlled through programming of the modes of operation. Different modes allow for different levels of power-down. Additional features include:

- The transceiver is powered as required
- The analog radio is only powered-up as required to do a TX, RX, or CCA/ED operation
- Peripheral control clock gating can be disabled on an MCU module-by-module basis to provide lowest power
- Programmed mode manages
  - Degree of chip power down
  - Retention of programmed parameters
  - Clock management
- Power-down and wake-up (clocks and analog blocks) are gracefully controlled
- RTC can be used as wake-up timer
- Wake-up available through KBI and UART Rx asynchronous interrupts
- Real-time counter (RTC) module
  - 16-bit modulus counter with binary or decimal based prescaler for precise time base, time-of-day, calendar or task scheduling functions.
  - Capable of greater than one day interrupt.
  - Can also be used for device wake-up.

## 7.3 System Protection

The MC1323x provides several vehicles to maintain security or a high level of system robustness:

- Watchdog computer operating properly (COP) reset with option to run from dedicated internal clock source or bus clock
- Low-voltage warning and detection with reset or interrupt; selectable trip points
- Illegal opcode detection with reset
- FLASH block protection

## 8 MCU Peripherals

The MC1323x has a functional set of MCU peripherals focused for intended applications.

### 8.1 Parallel Input/Output (GPIO)

The MC1323x has four I/O ports that provide up to 31 general-purpose I/O signals and 1 output only signal. Many of these pins are shared with on-chip peripherals such as timer systems, communication ports, or keyboard interrupts. When these other modules are not controlling the port pins, they revert to general-purpose I/O control. For each I/O pin, a port data bit provides access to input (read) and output (write) data, a data direction bit controls the direction of the pin, and a pullup enable bit enables an internal pullup device (provided the pin is configured as an input), and a slew rate control bit controls the rise and fall times of the pins. Parallel I/O features include

Parallel I/O features include:

- A total of 32 general-purpose I/O pins in four ports (PTA2 is output only)
- Hysteresis input buffers
- Software-controlled pull-ups on each input pin
- Software-controlled slew rate output buffers
- Eight port A pins shared with 32.768 kHz oscillator, IRQ, IIC, and BKGD
- Eight port B pins shared with KBI1[7:0]
- Eight port C pins shared with KBI2[3:0] and SPI
- Eight port D pins shared with TPM0, TPM1, TPM2, TPM3, CMT (with 20mA drive), UART, and 32MOUT (reference frequency clock output)

### 8.2 Keyboard Interrupt Modules (KBI)

The MC1323x has two KBI modules; KBI1 shares eight Port A pins and KBI2 shares the lower four pins of Port C. Any KBI pin can be enabled as a keyboard input that can act as an interrupt request. As a result, the total 12 KBI inputs allows as large as a 12x12 keyboard matrix with use of other GPIO pins as outputs to the matrix.

All enabled KBI inputs can be configured for edge-only sensitivity or edge-and-level sensitivity. They also can be configured for either rising edge / high-level or falling-edge/low-level sensitivity. When enabled

for rising edge / high level sensitivity, a pulldown resistor is enabled, and when enabled for falling edge / low level sensitivity, a pull-up resistor is enabled.

The KBI features include:

- KBI1 has eight keyboard interrupt pins with individual pin enable bits.
- KBI2 has four keyboard interrupt pins with individual pin enable bits.
- Supports up to a 12x12 keyboard matrix. A 6x6 matrix can be supported without impacting other I/O functions.
- Each keyboard interrupt pin is programmable as falling edge (or rising edge) only, or both falling edge and low level (or both rising edge and high level) interrupt sensitivity. Pull-ups and pull-downs enabled by selected mode.
- Individual signal software enabled interrupts for both KBI1 and KBI2.
- Can be used for device wake-up

### 8.3 Serial Communications Interface (SCI) Module

The MC1323x has one serial communications interface module — sometimes called a universal asynchronous receiver/transmitter (UART). Typically, this port is used to connect to the RS232 serial input/output (I/O) port of a personal computer or workstation, and it can also be used to communicate with other embedded controllers.

The SCI module has a single, flexible frac-N (13-bit modulo counter, 5-bit fractional counter) baud rate generator used both for transmit and receive. With a maximum 16 MHz peripheral clock, baud rates as high as 1 Mbps can be supported (standard is 921,600 baud).

This SCI system offers many advanced features not commonly found on other asynchronous serial I/O peripherals on other embedded controllers. The receiver employs an advanced data sampling technique that ensures reliable communication and noise detection. Hardware parity, receiver wake-up, and double buffering on transmit and receive are also included.

Features of SCI module include:

- Full-duplex, standard non-return-to-zero (NRZ) format
- Double-buffered transmitter and receiver with separate enables
- Programmable high accuracy baud rates (frac-N generator)
- Interrupt-driven or polled operation:
  - Transmit data register empty and transmission complete
  - Receive data register full
  - Receive overrun, parity error, framing error, and noise error
  - Idle receiver detect
  - Active edge on receive pin
  - Break detect supporting LIN
- Hardware parity generation and checking
- Programmable 8-bit or 9-bit character length

- Receiver wake-up by idle-line or address-mark
- Optional 13-bit break character generation / 11-bit break character detection
- Selectable transmitter output polarity

## 8.4 Serial Peripheral Interface (SPI) Module

The MC1323x has one serial peripheral interface module. The SPI is a synchronous serial data input/output port used for interfacing with serial memories, peripheral devices, or other processors. The SPI allows an 8-bit serial bit stream to be shifted simultaneously into and out of the device at a programmed bit-transfer rate (called 4-wire mode). There are four pins associated with the SPI port (SPCLK, MOSI, MISO, and SS).

The SPI module can be programmed for master or slave operation. It also supports a 3-wire mode where for master mode the MOSI becomes MOMI, a bidirectional data pin, and for slave mode the MISO becomes SISO, a bidirectional data pin. In 3-wire mode, data is only transferred in one direction at a time.

The SPI bit clock is derived from the peripheral input clock with a maximum 16 MHz operation. A programmable prescaler (maximum divide-by-8) drives a second baud rate programmable divider (maximum divide-by-256) to develop the bit clock. The maximum SPI transfer rate is 8 MHz.

Features of SPI module include:

- Master or slave mode operation
- Full-duplex or single-wire bidirectional option
- 8-Bit only transfer size
- Programmable transmit bit rate (8 MHz max)
- Double-buffered transmit and receive
- Serial clock phase and polarity options (supports all 4 options)
- Optional slave select output
- Selectable MSB-first or LSB-first shifting

## 8.5 Inter-integrated Circuit (IIC) Interface Module

The MC1323x has one inter-integrated circuit interface module that provides a method of communication between a number of other integrated circuits. The IIC Bus interface provides a bidirectional, 2-pin (SDA bus data and SCL bus clock) serial bus designed to operate up to 100 kbps with maximum bus loading and timing. The module is capable of operating at higher baud rates, up to a maximum of peripheral clock/20 (800 kbps), with reduced bus loading.

Features of IIC module include:

- Compatible with IIC bus standard
- Multi-master operation
- Software programmable clock frequencies
- Software selectable acknowledge bit
- Interrupt driven byte-by-byte data transfer

- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- START and STOP signal generation/detection
- Repeated START signal generation
- Acknowledge bit generation/detection
- Bus busy detection
- General call recognition
- 10-bit address extension

## 8.6 Timer/PWM (TPM) Modules

The MC1323x has four independent timer/PWM modules, each with one channel. Each TPM module is based on a 16-bit counter and provides input capture, output compare, and pulse width modulation. Each TPM module has one associated I/O pin for input capture or counter/PWM output.

TPM module features include:

- Each TPM may be configured for buffered, center-aligned pulse-width modulation (CPWM) on all channels
- Module clock source is always peripheral clock
- Clock prescaler taps for divide by 1, 2, 4, 8, 16, 32, 64, or 128
- 16-bit free-running or up/down (CPWM) count operation
- 16-bit modulus register to control counter range
- Module enable
- One interrupt per channel plus a terminal count interrupt for each TPM module
- Channel features:
  - Each channel may be input capture, output compare, or buffered edge-aligned PWM
  - Rising-edge, falling-edge, or any-edge input capture trigger
  - Set, clear, or toggle output compare action
  - Selectable polarity on PWM outputs

## 8.7 Carrier Modulator Timer (CMT) Module

The MC1323x carrier modulator timer module is intended as an IR LED driver for remote control “blaster” applications. The module consists of a carrier generator, modulator, and transmitter that drives data to the output (IRO) pin either in baseband or in FSK mode. The IRO pin drives (modulates) the IR diode directly or through a buffer depending on the required current. The IRO pin is specified for 20mA drive.

The CMT module features include:

- Four modes of operation
  - Time with independent control of high and low times
  - Baseband

- Frequency shift key (FSK)
- Direct software control of IRO pin
- Extended space operation in time, baseband, and FSK modes
- Module clock source is peripheral clock (16 MHz max)
- Interrupt on end of cycle
- Ability to disable IRO pin and use as timer interrupt

## 8.8 Real-time Counter (RTC) Module

The MC1323x real-time counter module consists of one 16-bit counter, one 16-bit comparator, several binary-based and decimal-based prescaler dividers, three clock sources, and one programmable periodic interrupt. This module can be used for time-of-day, calendar or any task scheduling functions. It can also serve as a cyclic wake-up from low power modes (STOP2, STOP3 and WAIT). RTC can be clocked from bus clock, the optional 32.768 kHz oscillator or the onboard 1 kHz low power oscillator.

Features of the RTC module include:

- 16-bit up-counter
  - 16-bit modulo match limit
  - Software controllable periodic interrupt on match
- Three software selectable clock sources for input to prescaler with programmable 16 bit prescaler
  - 32.768 kHz optional crystal oscillator.
  - 32 MHz reference oscillator
  - 1 kHz low power RC oscillator
- Useful for time base tick or time-of-day clock
- Can be used for device wake-up; capable of greater than one day time-out period.

## 9 Development Environment

Development support for the HCS08 on the MC1323x includes the background debug controller (BDC) and the on-chip debug module (DBG). The BDC provides a single-wire (signal BKGD) debug interface to the MCU that provides a convenient interface for programming the on-chip FLASH and other storage. The BDC is also the primary debug interface for development and allows non-intrusive access to memory data and traditional debug features such as CPU register modify, breakpoints, and single instruction trace commands.

Address and data bus signals are not available on external pins. Debug is done through commands fed into the MCU via the single-wire background debug interface. The debug module provides a means to selectively trigger and capture bus information so an external development system can reconstruct what happened inside the MCU on a cycle-by-cycle basis without having external access to the address and data signals. Features include:

- Single-wire background debug interface



- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes.
- Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints.

## 10 Pin Assignment and Connections

### 10.1 Device Pin Assignment




Figure 2. MC1323x Pinout

## 10.2 Pin Definitions

Table 2 details the MC1323x pinout and functionality.

**Table 2. Pin Function Description**

| Pin # | Pin Name                  | Type                 | Description  | Functionality  |
|-------|---------------------------|----------------------|--|--|
| 1     | PTA0/XTAL_32K             | Digital Input/Output | Port A Bit 2 / 32.768 kHz oscillator output                    |  |
| 2     | PTA1/EXTAL_32K            | Digital Input/Output | Port A Bit 3 / 32.768 kHz oscillator input                     | For normal use, 10Kohm resistor to ground recommended                              |
| 3     | $\overline{\text{RESET}}$ | Digital Input/Output | Device asynchronous hardware reset. Active low. Onboard Pullup | Normally input; gets driven low for a period after a reset                         |
| 4     | PTA2                      | Digital Output       | Port A Bit 2 / Test Mode enable.                               | TM mode input. MUST BE BIASED LOW EXITING RESET FOR NORMAL OPERATION               |
| 5     | PTA3/IRQ                  | Digital Input/Output | Port A Bit 3 / IRQ.  |  |
| 6     | PTA4/<br>XTAL_32KOUT      | Digital Input/Output | Port A Bit 4 / Buffered 32.768 kHz clock output                | Optional 32.768 kHz output clock for measuring reference oscillator accuracy (ppm) |
| 7     | PTA5/SDA                  | Digital Input/Output | Port A Bit 5 / IIC Bus data                                    | Defaults to open drain for IIC   |
| 8     | PTA6/SCL                  | Digital Input/Output | Port A Bit 6 / IIC Bus clock                                   | Defaults to open drain for IIC   |
| 9     | PTA7/BKGD/MS              | Digital Input/Output | Port A Bit 7 / Background / Mode Select                        | Debug Port signal  |
| 10    | PTB0/KBI1P0               | Digital Input/Output | Port B Bit 0 / KBI1 Input Bit 0                                | Wake-up capability   |
| 11    | PTB1/KBI1P1               | Digital Input/Output | Port B Bit 1 / KBI1 Input Bit 1                                | Wake-up capability   |
| 12    | PTB2/KBI1P2               | Digital Input/Output | Port B Bit 2 / KBI1 Input Bit 2                                | Wake-up capability   |
| 13    | PTB3/KBI1P3               | Digital Input/Output | Port B Bit 3 / KBI1 Input Bit 3                                | Wake-up capability   |
| 14    | PTB4/KBI1P4               | Digital Input/Output | Port B Bit 4 / KBI1 Input Bit 4                                | Wake-up capability   |
| 15    | PTB5/KBI1P5               | Digital Input/Output | Port B Bit 5 / KBI1 Input Bit 5                                | Wake-up capability   |
| 16    | PTB6/KBI1P6               | Digital Input/Output | Port B Bit 6 / KBI1 Input Bit 6                                | Wake-up capability   |
| 17    | PTB7/KBI1P7               | Digital Input/Output | Port B Bit 7 / KBI1 Input Bit 7                                | Wake-up capability   |
| 18    | PTC0/KBI2P0               | Digital Input/Output | Port C Bit 0 / KBI2 Input Bit 0                                | Wake-up capability   |
| 19    | VBATT_4                   | Power Input          | VDD supply input <sup>1</sup>                                  | Connect to system VDD supply   |
| 20    | PTC1/KBI2P1               | Digital Input/Output | Port C Bit 1 / KBI2 Input Bit 1                                | Wake-up capability   |
| 21    | PTC2/KBI2P2               | Digital Input/Output | Port C Bit 2 / KBI2 Input Bit 2                                | Wake-up capability   |
| 22    | PTC3/KBI2P3               | Digital Input/Output | Port C Bit 3 / KBI2 Input Bit 3                                | Wake-up capability   |
| 23    | PTC4/SPICLK               | Digital Input/Output | Port C Bit 4 / SPI clock                                       |  |
| 24    | PTC5/SS                   | Digital Input/Output | Port C Bit 5 / SPI slave select                                |  |
| 25    | PTC6/MISO                 | Digital Input/Output | Port C Bit 6 / SPI MISO  |  |
| 26    | PTC7/MOSI                 | Digital Input/Output | Port C Bit 7 / SPI MOSI  |  |

**Table 2. Pin Function Description (continued)**

| Pin # | Pin Name  | Type                 | Description                                       | Functionality  |
|-------|-----------|----------------------|---|--|
| 27    | PTD0/TPM0 | Digital Input/Output | Port D Bit 0 / TPM0 signal                        | TPM1 timer output / gate input signal                      |
| 28    | PTD1/TPM1 | Digital Input/Output | Port D Bit 1/ TPM1 signal                         | TPM2 timer output / gate input signal                      |
| 29    | PTD2/TPM2 | Digital Input/Output | Port D Bit 2 / TPM2 signal                        | TPM3 timer output / gate input signal                      |
| 30    | PTD3/TPM3 | Digital Input/Output | Port D Bit 3 / TPM3 signal                        | TPM4 timer output / gate input signal                      |
| 31    | PTD4/CMT  | Digital Input/Output | Port D Bit 4/ CMT output                          | Hi drive output for IR diode                               |
| 32    | PTD5/TXD  | Digital Input/Output | Port D Bit 5 / UART TXD output                    | UART has no hardware flow control                          |
| 33    | PTD6/RXD  | Digital Input/Output | Port D Bit 6 / UART RXD input                     | UART has no hardware flow control                          |
| 34    | PTD7      | Digital Input/Output | Port D Bit 7                                      |  |
| 35    | XTAL_32M  | Analog Output        | 32 MHz reference oscillator output                |  |
| 36    | EXTAL_32M | Analog input         | 32 MHz reference oscillator input                 |  |
| 37    | VBATT_3   | Power Input          | VDD supply input <sup>1</sup>                     | Connect to system VDD supply                               |
| 38    | VREG_VCO  | VCO Reg Out / in     | VCO regulator output and input to VCO 1.8 Vdc VDD | Bypass to ground with 220 nF capacitor.                    |
| 39    | VDD_ANA   | Analog Power Input   | Analog 1.8 Vdc Input                              | Connect to VREG_ANA  |
| 40    | NC        |                      | No Connect  |  |
| 41    | RF_N      | RF Input/Output      | Modem RF input/output negative                    | Bi-directional RF port for the internal LNA and PA         |
| 42    | RF_P      | RF Input/Output      | Modem RF input/output positive                    | Bi-directional RF port for the internal LNA and PA         |
| 43    | RF_BIAS   | RF Voltage Output    | Switched RF bias voltage (1.8 Vdc)                | High for TX; low for RX                                    |
| 44    | VBATT_2   | Power Input          | VDD supply input <sup>1</sup>                     | Connect to system VDD supply                               |
| 45    | NC        | Input                | No Connect  | Connect to ground  |
| 46    | VREG_LO2  | LO2 Reg Out          | LO2 regulator output @ 1.8 Vdc                    | Bypass to ground with 220 nF capacitor.                    |
| 47    | VREG_ANA  | ANA Reg Out          | Analog regulator output @ 1.8 Vdc                 | Bypass to ground with 220 nF capacitor. Connect to VDD_ANA |
| 48    | VBATT_1   | Power Input          | VDD supply to Analog regulator <sup>1</sup>       | Connect to system VDD supply                               |
| Flag  | GND       | Power Input          | System ground                                     |  |

<sup>1</sup> VBATT\_1, VBATT\_2, VBATT\_3 and VBATT\_4 signals are not connected onboard MC1323x.

# 11 Electrical Specifications

This section details maximum ratings for the 48-pin LGA package, recommended operating conditions, DC characteristics, and AC characteristics.

## 11.1 Package Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maximum rating is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{BATT}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Table 3 shows the maximum ratings for the 48-Pin LGA package.

**Table 3. LGA Package Maximum Ratings**

| Rating                       | Symbol     | Value                      | Unit |
|------------------------------|------------|----------------------------|------|
| Maximum Junction Temperature | $T_J$      | 125                        | °C   |
| Storage Temperature Range    | $T_{stg}$  | 125                        | °C   |
| Moisture Sensitivity Level   |            | MSL3-260                   |      |
| Reflow Soldering Temperature |            | 260                        | °C   |
| Power Supply Voltage         | $V_{BATT}$ | -0.3 to 3.7                | Vdc  |
| Digital Input Voltage        | $V_{in}$   | -0.3 to ( $V_{DD} + 0.3$ ) | Vdc  |
| RF Input Power               | $P_{max}$  | 10                         | dBm  |

**Note:** Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics or Recommended Operating Conditions tables.

**Note:** Meets ESD Human Body Model (HBM) = 2 kV

## 11.2 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with the JESD22 Stress Test Qualification for Commercial Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

All latchup test testing is in conformity with the JESD78 IC Latch-Up Test.

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification.

**Table 4. ESD and Latch-up Test Conditions**

| Model      | Description                           | Symbol | Value | Unit     |
|------------|---------------------------------------|--------|-------|----------|
| Human Body | Series resistance                     | R1     | 1500  | $\Omega$ |
|            | Storage capacitance                   | C      | 100   | pF       |
|            | Number of pulses per pin <sup>1</sup> | —      | 1     |          |
| Machine    | Series resistance                     | R1     | 0     | $\Omega$ |
|            | Storage capacitance                   | C      | 200   | pF       |
|            | Number of pulses per pin <sup>1</sup> | —      | 1     |          |
| Latch-up   | Minimum input voltage limit           |        | -1.8  | V        |
|            | Maximum input voltage limit           |        | 5.4   | V        |

<sup>1</sup> This number represents a minimum number for both positive pulse(s) and negative pulse(s)

**Table 5. ESD and Latch-Up Protection Characteristics**

| No. | Rating <sup>1</sup>                          | Symbol    | Min        | Max | Unit |
|-----|--|-----------|------------|-----|------|
| 1   | Human body model (HBM)                       | $V_{HBM}$ | $\pm 2000$ | —   | V    |
| 2   | Machine model (MM)                           | $V_{MM}$  | $\pm 200$  | —   | V    |
| 3   | Charge device model (CDM)                    | $V_{CDM}$ | $\pm 500$  | —   | V    |
| 4   | Latch-up current at $T_A = 85^\circ\text{C}$ | $I_{LAT}$ | $\pm 100$  | —   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 11.3 Recommended Operating Conditions

**Table 6. Recommended Operating Conditions**

| Characteristic                      | Symbol     | Min               | Typ | Max               | Unit             |
|-------------------------------------|------------|-------------------|-----|-------------------|------------------|
| Power Supply Voltage ( $V_{BATT}$ ) | $V_{BATT}$ | 1.8 <sup>1</sup>  | 2.7 | 3.6               | Vdc              |
| Input Frequency                     | $f_{in}$   | 2.405             | -   | 2.480             | GHz              |
| Operating Temperature Range         | $T_A$      | -40               | 25  | 85                | $^\circ\text{C}$ |
| Logic Input Voltage Low             | $V_{IL}$   | 0                 | -   | 30%<br>$V_{BATT}$ | V                |
| Logic Input Voltage High            | $V_{IH}$   | 70%<br>$V_{BATT}$ | -   | $V_{BATT}$        | V                |

**Table 6. Recommended Operating Conditions (continued)**

| Characteristic  | Symbol    | Min         | Typ    | Max     | Unit |
|---|-----------|-------------|--------|---------|------|
| Output Load Current (with specified $V_{OLmax}$ and $V_{OHmin}$ )<br>All standard GPIO<br>CMT output IRO        | $I_O$     | -<br>-      | -<br>- | 3<br>20 | mA   |
| RF Input Power  | $P_{max}$ | -           | -      | 10      | dBm  |
| Crystal Reference Oscillator Frequency ( $\pm 40$ ppm over operating conditions to meet the 802.15.4 Standard.) | $f_{ref}$ | 32 MHz Only |        |         |      |

<sup>1</sup> Although the device functions at  $V_{DDmin}$ , the supply must first rise above  $V_{LVDL}$ . As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above  $V_{LVDL}$ .

## 11.4 DC Electrical Characteristics

**Table 7. DC Electrical Characteristics**  
( $V_{BATT} = 2.7$  V,  $T_A = 25$  °C, unless otherwise noted)

| Characteristic   | Symbol     | Min                  | Typ          | Max               | Unit    |
|--|------------|----------------------|--------------|-------------------|---------|
| Power Supply Voltage (voltage applied to power input pins; $V_{BATT\_1}$ , $V_{BATT\_2}$ , $V_{BATT\_3}$ , and $V_{BATT\_4}$ )                     | $V_{DD}$   | 1.8 <sup>1</sup>     | 2.7          | 3.6               | Vdc     |
| Minimum RAM retention voltage (voltage applied to $V_{BATT}$ power input pins)   | $V_{RAM}$  | $V_{POR}$            |              |                   | Vdc     |
| Low-voltage detection threshold - high range<br>$V_{DD}$ falling<br>$V_{DD}$ rising  | $V_{LVDH}$ |                      | 2.23<br>2.26 |                   | Vdc     |
| Low-voltage detection threshold - low range<br>$V_{DD}$ falling<br>$V_{DD}$ rising   | $V_{LVDL}$ |                      | 1.70<br>1.77 |                   | Vdc     |
| Low-voltage warning threshold - high range<br>$V_{DD}$ falling<br>$V_{DD}$ rising  | $V_{LVWH}$ |                      | 2.32<br>2.36 |                   | Vdc     |
| Low-voltage warning threshold - low range<br>$V_{DD}$ falling<br>$V_{DD}$ rising   | $V_{LVWL}$ |                      | 1.81<br>1.84 |                   | Vdc     |
| Power-on reset (POR) voltage   | $V_{POR}$  | -                    | 1.0          | -                 | Vdc     |
| High impedance (off-state) leakage current (per pin)<br>( $V_{in} = V_{DD}$ or $V_{SS}$ , all input/outputs, device must not be in low power mode) | $ I_{OZ} $ | -                    | -            | 1.0               | $\mu$ A |
| Input Current ( $V_{IN} = 0$ V or $V_{DDINT}$ ) ( $V_{in} = V_{DD}$ or $V_{SS}$ , all input/outputs, device must not be in low power mode)         | $I_{IN}$   | -                    | -            | $\pm 1.0$         | $\mu$ A |
| Input Low Voltage (All digital inputs)   | $V_{IL}$   | 0                    | -            | 30%<br>$V_{BATT}$ | V       |
| Input High Voltage (all digital inputs)  | $V_{IH}$   | 70%<br>$V_{BATT}$    | -            | $V_{BATT}$        | V       |
| Input hysteresis (all digital inputs)  | $V_{hys}$  | $0.06 \times V_{DD}$ |              | —                 | V       |

**Table 7. DC Electrical Characteristics (continued)**

(VBATT = 2.7 V, TA = 25 °C, unless otherwise noted)

| Characteristic  | Symbol          | Min                      | Typ | Max                      | Unit |
|---|-----------------|--------------------------|-----|--------------------------|------|
| Internal pullup and pulldown resistors <sup>2</sup><br>(all port pins and IRQ except CMT)     | R <sub>PU</sub> | -                        | 20  | -                        | kohm |
| Internal CMT pullup resistor <sup>2</sup>   | R <sub>PU</sub> | -                        | 10  | -                        | kohm |
| Output High Voltage<br>All standard GPIO = 3mA<br>CMT output IRO = 20 mA                      | V <sub>OH</sub> | 80%<br>V <sub>BATT</sub> | -   | V <sub>BATT</sub>        | V    |
| Output Low Voltage (All digital outputs)<br>All standard GPIO = 3mA<br>CMT output IRO = 20 mA | V <sub>OL</sub> | 0                        | -   | 20%<br>V <sub>BATT</sub> | V    |
| Input capacitance (all non-supply pins)   | C <sub>In</sub> | —                        | 3   | —                        | pF   |

<sup>1</sup> Although the device functions at V<sub>DDmin</sub>, the supply must first rise about V<sub>LVDL</sub>. As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

<sup>2</sup> Measurement condition for pull resistors: V<sub>IN</sub> = V<sub>SS</sub> for pullup and V<sub>IN</sub> = V<sub>DD</sub> for pulldown.

## 11.5 Supply Current Characteristics

**Table 8. Supply Current Characteristics**

(VBATT = 2.7 V, TA = 25 °C, unless otherwise noted)

| Characteristics   | Symbol             | Min | Typ                          | Max | Unit |
|---|--------------------|-----|------------------------------|-----|------|
| <b>STOP2</b><br><ul style="list-style-type: none"> <li>All internal circuitry off, RAM retained, reference oscillator off, KBI active. I/O values are latched to preserve state. RTC off. RF in reset.</li> <li>All internal circuitry off, RAM retained, reference oscillator off, KBI active. I/O values are latched to preserve state. RTC on with 1 kHz osc. RF in reset.</li> <li>All internal circuitry off, RAM retained, reference oscillator off, KBI active. I/O values are latched to preserve state. RTC on with 32.768 kHz osc. RF in reset.</li> </ul>                            | S2I <sub>DD</sub>  |     | 0.29<br><br>0.40<br><br>0.40 |     | μA   |
| <b>STOP3</b><br><ul style="list-style-type: none"> <li>All internal circuitry off, RAM, I/O, internal registers &amp; selectable peripheral registers retained, 32MHz ref oscillator off, RTC off. RF in reset.</li> <li>All internal circuitry off, RAM, I/O, internal registers &amp; selectable peripheral registers retained, 32MHz ref oscillator off, RTC on with 1 kHz osc. RF in reset.</li> <li>All internal circuitry off, RAM, I/O, internal registers &amp; selectable peripheral registers retained, 32MHz ref oscillator off, RTC on with 32.768 kHz osc. RF in reset.</li> </ul> | S3I <sub>DD</sub>  |     | 0.45<br><br>0.55<br><br>2.65 |     | μA   |
| <b>LPWAIT</b> Low Power Wait<br><ul style="list-style-type: none"> <li>Entered from LPRUN</li> <li>Processor off, bus clock @ 250 kHz, voltage regulator is standby.</li> <li>Peripherals and modem clocks disabled. RF in reset.</li> </ul>  | LPWI <sub>DD</sub> |     | 0.56                         |     | mA   |
| <b>LPRUN</b> Low Power Run<br><ul style="list-style-type: none"> <li>Processor forced to 500 kHz and bus clock @ 250 kHz</li> <li>Peripheral state &amp; RAM retained. Voltage regulators in standby.</li> <li>Peripherals and modem clocks disabled. RF in reset.</li> </ul>   | LPRI <sub>DD</sub> |     | 0.76                         |     | mA   |

**Table 8. Supply Current Characteristics (continued)**(VBATT = 2.7 V, T<sub>A</sub> = 25 °C, unless otherwise noted)

| Characteristics   | Symbol               | Min | Typ  | Max | Unit |
|---|----------------------|-----|------|-----|------|
| <b>RUN</b><br><ul style="list-style-type: none"> <li>Processor running at 32 MHz and peripheral clock @ 16 MHz</li> <li>Peripheral state &amp; RAM active, voltage regulators fully on.</li> <li>Peripheral disabled. RF in reset.</li> </ul> | RUN <sub>DD</sub>    |     | 4.7  |     | mA   |
| <b>TX</b><br><ul style="list-style-type: none"> <li>MCU in LPRUN (peripheral clock @ 250 kHz)</li> <li>RF in Transmit mode (nominal power out)<sup>1</sup></li> </ul>   | TXI <sub>DD</sub>    |     | 26.6 |     | mA   |
| <b>RX_PPD</b><br><ul style="list-style-type: none"> <li>MCU in LPRUN (peripheral clock @ 250 kHz)</li> <li>RF in Receive Partial Power Down mode</li> </ul>   | RXPPDI <sub>DD</sub> |     | 22.3 |     | mA   |
| <b>RX</b><br><ul style="list-style-type: none"> <li>MCU in LPRUN (peripheral clock @ 250 kHz)</li> <li>RF in Receive mode either 1) waiting @ full sensitivity or 2) receiving actual frame</li> </ul>  | RXI <sub>DD</sub>    |     | 34.2 |     | mA   |

<sup>1</sup> Register sets output power to nominal (0 dBm).


## 11.6 RF AC Electrical Characteristics

**Table 9. Receiver AC Electrical Characteristics for 802.15.4 Modulation Mode**(VBATT = 2.7 V, T<sub>A</sub> = 25 °C, f<sub>ref</sub> = 32MHz, unless otherwise noted.)

| Characteristic   | Symbol              | Min | Typ                        | Max | Unit |
|--|---------------------|-----|----------------------------|-----|------|
| Sensitivity for 1% Packet Error Rate (PER) (+25 °C, @ package interface) <sup>1</sup>  | SENS                |     | -94                        |     | dBm  |
| Saturation (maximum input level)   | SENS <sub>max</sub> | 10  |                            |     | dBm  |
| Channel Rejection for 1% PER<br>+5 MHz (adjacent channel) <sup>2</sup><br>-5 MHz (adjacent channel) <sup>2</sup><br>+10 MHz (alternate channel) <sup>3</sup><br>-10 MHz (alternate channel) <sup>3</sup><br>>= 15 MHz <sup>4</sup> |                     |     | 39<br>35<br>46<br>46<br>53 |     | dB   |
| Frequency Error Tolerance <sup>5</sup>   |                     | 200 | -                          | -   | kHz  |
| Symbol Rate Error Tolerance <sup>5</sup>   |                     | 80  | -                          | -   | ppm  |

<sup>1</sup> Measured at f<sub>c</sub> = 2450 MHz; see Figure 3 for RX performance vs. channel frequency<sup>2</sup> IEEE 802.15.4 Standard specifies minimum adjacent channel rejection as 0 dB<sup>3</sup> IEEE 802.15.4 Standard specifies minimum alternate channel rejection as 30 dB<sup>4</sup> This parameter represents an average of all readings across all channels<sup>5</sup> Minimum set by IEEE 802.15.4 Standard





**Figure 3. Typical RX Sensitivity vs. Channel Frequency @ 25°C**

**Table 10. Transmitter AC Electrical Characteristics for 802.15.4 Modulation Mode**

(VBATT = 2.7 V, T<sub>A</sub> = 25 °C, f<sub>ref</sub> = 32 MHz, unless otherwise noted.)

| Characteristic                                       | Symbol           | Min | Typ              | Max | Unit     |
|--|------------------|-----|------------------|-----|----------|
| Nominal Output Power <sup>1</sup>                    | P <sub>out</sub> |     | 0                |     | dBm      |
| Maximum Output Power <sup>2</sup>                    |                  | -   | +2               | -   | dBm      |
| Error Vector Magnitude                               | EVM              |     | <16              | 18  | %        |
| Output Power Control Range                           |                  | -   | 30               | -   | dB       |
| Over the Air Data Rate                               |                  | -   | 250              | -   | kbps     |
| 2nd Harmonic <sup>3</sup>                            |                  | -   | -50 <sup>4</sup> | -   | dBm/M Hz |
| 3rd Harmonic <sup>3</sup>                            |                  | -   | -70 <sup>4</sup> | -   | dBm/M Hz |
| Spurious Emissions<br>30-1000 MHz                    |                  |     | -                |     | dB       |
| 1-12.75GHz   |                  |     | -                |     | dB       |
| Nominal Impedance (measured @ antenna side of balun) |                  |     | 50               |     | ohm      |

<sup>1</sup> Register sets output power to nominal (0 dBm).

<sup>2</sup> Register sets output power to maximum.

<sup>3</sup> Measurements taken at output of evaluation circuit set for maximum power out and averaged over 100ms.

<sup>4</sup> With use of external filtering / harmonic trap

## 11.7 Crystal Reference Clock Oscillator Characteristics

The reference oscillator model including external crystal is shown in Figure 4. The IEEE 802.15.4 Standard requires a frequency tolerance less than or equal to  $\pm 40$  ppm as shown in the oscillator specification Table 11. With a suitable crystal (refer to Table 12), the device frequency tolerance can typically be trimmed to be held to  $\pm 30$  ppm over all conditions.




Figure 4. 32MHz Reference Oscillator Model

Table 11. Reference Oscillator Specifications

| Characteristic   | Symbol     | Min | Typ       | Max      | Unit    |
|--|------------|-----|-----------|----------|---------|
| Frequency (nominal)                                    |            |     | 32.000000 |          | MHz     |
| Oscillator frequency tolerance over temperature range. |            |     | $\pm 30$  | $\pm 40$ | ppm     |
| External load capacitance                              | $C_{Lext}$ |     | 8         |          | pF      |
| Internal Osc startup time <sup>1</sup>                 | $t_{cst}$  |     | 800       |          | $\mu s$ |

<sup>1</sup> This is part of device wake-up time.


Table 12. Recommended 32 MHz Crystal Specifications

| Parameter                           | Value     | Unit | Condition    |
|-------------------------------------|-----------|------|--------------|
| Frequency                           | 32.000000 | MHz  |              |
| Frequency tolerance (cut tolerance) | $\pm 10$  | ppm  | max at 25 °C |

**Table 12. Recommended 32 MHz Crystal Specifications (continued)**

| Parameter                               | Value       | Unit     | Condition                      |
|---|-------------|----------|--------------------------------|
| Frequency stability (temperature drift) | $\pm 16-18$ | ppm      | Over desired temperature range |
| Aging                                   | $\pm 2$     | ppm      | max                            |
| Equivalent series resistance            | 60          | $\Omega$ | max                            |
| Load capacitance                        | 9           | pF       |                                |
| Shunt capacitance                       | <2          | pF       | max                            |
| Mode of oscillation                     |             |          | fundamental                    |

## 11.8 Optional 32.768 kHz Crystal Oscillator Specifications



**Figure 5. 32.768 kHz Oscillator Mode**

**Table 13. 32.768 Oscillator Crystal Typical Specifications**

| Characteristic                     | Symbol | Min    | Typ      | Max | Unit       |
|------------------------------------|--------|--------|----------|-----|------------|
| Crystal frequency                  |        | 32.768 |          |     | kHz        |
| Frequency tolerance @ 25 °C        |        |        | $\pm 20$ |     | ppm        |
| Load capacitance                   |        | 12     | 12.5     | 16  | pF         |
| Equivalent series resistance (ESR) |        | 40     |          | 130 | k $\Omega$ |
| Shunt capacitance                  |        |        |          | 2   | pF         |
| Tolerated drive level              |        |        |          | 1   | $\mu$ W    |

## 11.9 Internal Low Speed Reference Oscillator Specifications

Table 14. Internal 1 kHz Oscillator Specifications

| Characteristic   | Symbol | Min | Typ  | Max | Unit |
|--|--------|-----|------|-----|------|
| Default Frequency @ 25 °C                                  |        | -   | 1.0  | -   | kHz  |
| Oscillator frequency variation @ 25 °C                     |        |     | ± 4  |     | %    |
| Oscillator frequency variation over full temperature range |        | -   | ± 15 | -   | %    |

## 11.10 Control Timing and CPU Bus Specifications

Table 15. MCU Control Timing

(VBATT = 2.7 V, T<sub>A</sub> = 25 °C, f<sub>ref</sub> = 32MHz, unless otherwise noted.)

| Parameter  | Symbol           | Min                               | Typical             | Max             | Unit |
|--|------------------|-----------------------------------|---------------------|-----------------|------|
| CPU frequency (t <sub>cyc</sub> = 1/RDIV)                                      | f <sub>CPU</sub> | f <sub>ref</sub> /64 <sup>1</sup> | —                   | 32 <sup>1</sup> | MHz  |
| Bus Frequency (always 1/2 CPU clock) (t <sub>cyc</sub> = f <sub>BUS</sub> )    | f <sub>BUS</sub> |                                   | f <sub>CPU</sub> /2 |                 | MHz  |
| External reset pulse width   |                  | 100                               | —                   | —               | ns   |
| External asynchronous minimum interrupt pulse width (KBI or IRQ) <sup>2</sup>  |                  | 100                               | —                   | —               | ns   |
| External synchronous minimum interrupt pulse width (KBI or IRQ) <sup>3 4</sup> |                  | 1.5 t <sub>cyc</sub>              | —                   | —               | ns   |
| Wake-up time from STOP2 or STOP3   |                  |                                   | 800                 |                 | μs   |

<sup>1</sup> The 32MHz reference clock.

<sup>2</sup> Minimum pulse to recognize a asynchronous transition

<sup>3</sup> Minimum pulse to recognize a level sensitive

<sup>4</sup> For determination of an actual key/push button in a matrix, this pulse with must remain present for the keyboard scan routine duration. Thus, the minimum pulse width would be determined by the software, not the detection hardware.

## 11.11 SPI Timing




Figure 6. SPI Timing Diagram

Table 16 describes the timing requirements for the SPI system.

Table 16. SPI Timing

| Parameter                                    | Symbol       | Min       | Typical | Max          | Unit |
|--|--------------|-----------|---------|--------------|------|
| Master SPI_SCK Period                        | $t_{cyc}$    | bus_Clk*2 | 38      | bus_Clk *256 | ns   |
| Slave SPI_SCK Period                         | $t_{cyc}$    | 10        |         |              | ns   |
| Slave SPI_SS Setup Time                      | $t_{ss\_su}$ | 10        |         |              | ns   |
| Slave SPI_SS Hold Time                       | $t_{ss\_h}$  | 10        |         |              | ns   |
| Slave SPI_MOSI Setup Time                    | $t_{sl\_su}$ | 10        |         |              | ns   |
| Slave SPI_MOSI Hold Time                     | $t_{sl\_h}$  | 10        |         |              | ns   |
| Master SPI_MISO Setup Time                   | $t_{ml\_su}$ | 20        |         |              | ns   |
| Master SPI_MISO Hold Time                    | $t_{ml\_h}$  | 0         |         |              | ns   |
| Master SPI_MOSI Output Time                  | $t_{mo}$     |           |         | 5            | ns   |
| Slave SPI_MISO Output Time (with 15 pf load) | $t_{so}$     |           |         | 20           | ns   |

## 11.12 I<sup>2</sup>C Specifications

Table 17 describes the timing requirements for the I<sup>2</sup>C system.

The I<sup>2</sup>C module is driven by the peripheral bus clock (typically max 16 MHz) and the SCL bit clock is generated from a prescaler.

Table 17. I<sup>2</sup>C Signal DC Specifications (I2C\_SDA and I2C\_SCL)

| Parameter  | Symbol    | Min                    | Typical | Max              | Unit    |
|--|-----------|------------------------|---------|------------------|---------|
| Input Low Voltage                                  | $V_{IL}$  | -0.3                   | -       | $0.3 V_{DDINT}$  | V       |
| Input High Voltage                                 | $V_{IH}$  | $0.7 V_{BATT}$         | -       | $V_{BATT} + 0.3$ | V       |
| Input hysteresis                                   | $V_{hys}$ | $0.06 \times V_{BATT}$ |         | —                | V       |
| Output Low Voltage <sup>1</sup> ( $I_{OL} = 5$ mA) | $V_{OL}$  | 0                      | -       | $0.2 V_{BATT}$   | V       |
| Input Current ( $V_{IN} = 0$ V or $V_{DDINT}$ )    | $I_{IN}$  | -                      | -       | $\pm 1$          | $\mu$ A |
| Pin capacitance                                    | $C_{in}$  |                        |         | <10              | pF      |

<sup>1</sup> SDA and SCL are open drain outputs




Figure 7. I<sup>2</sup>C Timing Diagram

### NOTE

The I<sup>2</sup>C timing limits reflect values that are necessary meet to the I<sup>2</sup>C Bus specification.

**Table 18. I<sup>2</sup>C Signal AC Specifications<sup>1</sup>**

| Parameter  | Symbol               | Standard-Mode  |                   | Fast-Mode                           |                  | Unit |
|--|----------------------|----------------|-------------------|-------------------------------------|------------------|------|
|  |                      | Min            | Max               | Min                                 | Max              |      |
| SCL clock frequency (when source)  | f <sub>SCL</sub>     | 0              | 100               | 0                                   | 150              | kHz  |
| Hold time (repeated) START condition.<br>After this period, the first clock pulse is generated | t <sub>HD;STA</sub>  | 4.0            | -                 | 0.6                                 | -                | μs   |
| LOW period of the SCL clock  | t <sub>LOW</sub>     | 4.7            | -                 | 1.3                                 | -                | μs   |
| HIGH period of the SCL clock   | t <sub>HIGH</sub>    | 4.0            | -                 | 0.6                                 | -                | μs   |
| Set-up time for a repeated START condition   | t <sub>SU;STA</sub>  | 4.7            | -                 | 0.6                                 | -                | μs   |
| Data hold time   | t <sub>SHD;DAT</sub> | 0 <sup>2</sup> | 3.45 <sup>3</sup> | 0 <sup>2</sup>                      | 0.9 <sup>3</sup> | μs   |
| Data setup time  | t <sub>SU;DAT</sub>  | 250            | -                 | 100 <sup>4</sup>                    | -                | ns   |
| Rise time for both SDA and SCL signals   | t <sub>r</sub>       | -              | 1000              | 20 + 0.1C <sub>b</sub> <sup>5</sup> | 300              | ns   |
| Fall time for both SDA and SCL signals   | t <sub>f</sub>       | -              | 300               | 20 + 0.1C <sub>b</sub> <sup>5</sup> | 300              | ns   |
| Bus free time between a STOP and START condition   | t <sub>BUF</sub>     | 4.7            | -                 | 1.3                                 | -                | μs   |
| Capacitive load for each bus line  | C <sub>b</sub>       | -              | 400               | -                                   | 400              | pF   |

<sup>1</sup> All values referred to V<sub>IHmin</sub> and V<sub>ILmax</sub> levels

<sup>2</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

<sup>3</sup> The maximum t<sub>HD;DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.

<sup>4</sup> A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>r max</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is released.

<sup>5</sup> C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with Hs-mode devices, the faster fall-times are allowed.

## 11.13 FLASH Specifications

This section provides details about program/erase times and program-erase endurance for the FLASH memory. Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. The FLASH is 81920 bytes organized as 80 pages by 1024 bytes. FLASH erase and program may only be executed with CPU clock programmed for 32 MHz (default)

### NOTE

FLASH erase and program may only be executed with CPU clock programmed for 32 MHz (default). FLASH operations are hardware state machine controlled. User code need not count cycles. The following information is supplied for calculating approximate time to program and erase.

**Table 19. FLASH Characteristics**

| Characteristic   | Symbol       | Min    | Typical | Max | Unit    |
|--|--------------|--------|---------|-----|---------|
| Supply voltage for program/erase/read operation  | $V_{BATT}$   | 1.8    |         | 3.6 | V       |
| Byte program time (random location)  | $t_{prog}$   |        | 40      |     | $\mu$ s |
| Per Byte program time (burst mode) - excludes start/end overhead   | $t_{Burst}$  |        | 20      |     | $\mu$ s |
| Sector erase time  | $t_{Sector}$ |        | 20      |     | ms      |
| Mass erase time  | $t_{Mass}$   |        | 20.1    |     | ms      |
| Program/erase endurance<br>$T_L$ to $T_H = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$<br>$T = 25^{\circ}\text{C}$ |              | 20,000 | 100,000 | —   | cycles  |
| Data retention @ $25^{\circ}\text{C}$  | $t_{D\_ret}$ | 100    |         | —   | years   |

## 12 Applications Information

Figure 8 illustrates a basic applications circuit for the MC1323x. Features of the circuit include:

- 32 MHz reference oscillator crystal (Y1) is required, and must meet defined specifications
- Pulldown resistor on signal PTA2 assures that device does not enter factory test mode on power-up
- Power supply voltage ( $V_{IC}$ ) can range from 1.8 Vdc to 3.6 Vdc (see Table 7 for usage notes)
- RF Interface circuitry -
  - 50/100 (unbal/bal) balun converts device differential, bidirectional RF port to single-ended 50-ohm antenna port
  - Control signal RF\_Bias switches RF reference voltage to the balun as required for TX or RX
  - L4, L5 and C24 network provides impedance matching for MC1323x RF port
  - C3 and L2 network provides a harmonic trap for out-of-band harmonics and spurs on TX
  - A low-cost, copper pcb “F” antenna is shown. This is a common option, although other antennas such as a pcb chip or antenna module may also be used

### NOTE

RF circuitry at 2.4 GHz is very dependent on board layout and component usage. Figure 8 shows a typical RF configuration, however component value and use can vary based on customer application.







Figure 8. MC13233x Basic Applications Circuit

# 13 Mechanical Diagrams (Case 2124-02, Non-JEDEC)



**Figure 9. Mechanical Diagram (1 of 2)**



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  
 ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED  
 DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS  
 ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.


**MECHANICAL OUTLINES  
 DICTIONARY**

DOCUMENT NO: 98ASA00212D


PAGE: 2124

DO NOT SCALE THIS DRAWING

REV: X1



DETAIL E



DETAIL D  
 VIEW ROTATED 90° CW

|   |                        |          |
|---|------------------------|----------|
| TITLE: LGA, THIN PROFILE,<br>FINE PITCH, 48 I/O,<br>7 X 7 PKG, 0.5 MM PITCH (MAP) | CASE NUMBER: 2124-02   |          |
|   | STANDARD: NON-JEDEC    |          |
|   | PACKAGE CODE: IN AGILE | SHEET: 2 |

**Figure 10. Mechanical Diagram (2 of 2)**

**How to Reach Us:**

**Home Page:**  
www.freescale.com

**E-mail:**  
support@freescale.com

**USA/Europe or Locations Not Listed:**  
Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

**Europe, Middle East, and Africa:**  
Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

**Japan:**  
Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

**Asia/Pacific:**  
Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

**For Literature Requests Only:**  
Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-521-6274 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

ARM is the registered trademark of ARM Limited. ARM7TDMI-S is the trademark of ARM Limited.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006, 2007, 2008, 2009, 2010, 2011. All rights reserved.