CXD2458AR

Timing Generator for Color LCD Panels

Description

The CXD2458AR is a timing signal generator for the color LCD panel LCX005BK/BKB, LCX009AK/AKB, LCX024AK and LCX027AK drivers.

Features


- Generates the color LCD panel LCX005BK/BKB, LCX009AK/AKB, LCX024AK and LCX027AK drive pulse
- Supports NTSC/PAL
- Supports 16:9 (WIDE) display (NTSC/PAL)
- Supports composite SYNC and separate SYNC (XHD, XVD) input
- Standby function (low power consumption function)
- Supports right/left inverse display
- · AC drive of LCD panels during no signal
- Generates timing signal of external sample-andhold circuit
- Generates line inversion and field inversion signals
- AFC circuit supporting static and dynamic fluctuations

Applications

Color LCD viewfinders, compact LCD projectors, etc.

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta = 25°C)


 Supply voltage 	VDD \	$\sqrt{ss} - 0.3 \text{ to +6.0}$	V C
 Input voltage 	Vi Vss	s-0.3 to VDD +	0.3 V
 Output voltage 	Vo Vss	s - 0.3 to VDD +	0.3 V
 Operating temperature 	Topr	-20 to +85	°C
 Storage temperature 	Tstg	-55 to +150	°C

Recommended Operating Conditions

 Supply voltage 	Vdd	2.7 to 3.3	V
 Operating temperature 	Topr	-20 to +85	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Description

Pin No.	Symbol	I/O	Description	Input pin for open status
1	SLCK	I	Switches between LCX005, LCX024 (H) and LCX009, LCX027 (L)	L
2	PLNT	I	Switches between PAL (H) and NTSC (L)	L
3	XCLR	I	Cleared at 0V	Н
4	WIDE	I	Switches between 16:9 display (H) and 4:3 display (L)	L
5	SBLK	0	SBLK pulse output (during WIDE MODE) (positive polarity)	_
6	Vss	_	GND	_
7	TST0	I	Test (Leave open.)	L
8	TST1	I	Test (Leave open.)	
9	TST2	I	Test (Leave open.)	
10	RGT	I	Switches between Normal scan (H) and Reverse scan (L)	Н
11	SLTM	I	Switches between LCX027 (H) and LCX009 (L)	L
12	BLK	0	BLK pulse output (during WIDE MODE) (positive polarity)	_
13	SLFR	I	Switches between field inversion (H) and line inversion (L)	L
14	HST2	0	H start pulse 2 (positive polarity)	_
15	STBY	I	Standby input (H: Operating mode, L: Standby mode)	Н
16	CLR	0	CLR pulse output	_
17	EN	0	EN pulse output	_
18	VST	0	V start pulse output	_
19	Vdd	_	Power supply	_
20	VCK2	0	V clock pulse 2	_
21	VCK1	0	V clock pulse 1	_
22	HST1	0	H start pulse 1 (positive polarity)	_
23	HCK2	0	H clock pulse 2	_
24	HCK1	0	H clock pulse 1	_
25	VD	0	VD pulse output (positive polarity)	_
26	SLNP	I	Switches between LCX024 (H) and LCX005 (L)	L
27	XHD	I	XHD (negative polarity)/Composite SYNC (positive polarity) input	_
28	FRP	0	AC drive timing pulse	_
29	FLDO	0	Field identification signal	_
30	SH4	0	Sample-and-hold pulse (positive polarity)	_
31	Vss	_	GND	_
32	SH1	0	Sample-and-hold pulse (positive polarity)	_
33	SH2	0	Sample-and-hold pulse (positive polarity)	_
34	SH3	0	Sample-and-hold pulse (positive polarity)	_

Pin No.	Symbol	I/O	Description			
35	XCLP	0	Burst position clamp pulse (negative polarity)	_		
36	HD	0	HD pulse (positive polarity)	_		
37	TST3	I	Test (Leave open.)	Н		
38	HP4	I	Switches the horizontal display position	Н		
39	RPD	0	Phase comparator output	_		
40	Vss	_	GND	_		
41	СКО	0	Oscillation cell (output)	_		
42	CKI	I	Oscillation cell (input)	_		
43	Vdd	_	Power supply	_		
44	TST4	I	Test (Leave open.)	Н		
45	XVD	I	XVD (negative polarity) input	L		
46	HP1	I	Switches the horizontal display position	L		
47	HP2	I	Switches the horizontal display position			
48	HP3	I	Switches the horizontal display position			

(H: Pull up, L: Pull down)

Note) The CXD2458AR processes the composite SYNC and separate SYNC inputs with the same pins. Therefore, care should be given to the following points when using the CXD2458AR.

- 1) During composite SYNC input, the XVD input pin should be set to L or left open.
- 2) During separate SYNC (XHD, XVD) input, the XVD width specification is from 2H to 10H.

Electrical Characteristics

DC Characteristics

 $(V_{DD} = 3.0V \pm 10\%, Topr = -20 \text{ to } +85^{\circ}C)$

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit	Remarks	
H level input voltage	ViH		0.7V _{DD}			V	- *1	
L level input voltage	VIL				0.3Vdd	V	*1	
H level input current	I _{IH1}	VI = VDD			1.0	μΑ	- *2	
L level input current	IIL1	Vı = 0V			-1.0	μΑ	*2	
H level input current	IIH2	VI = VDD	10		180	μΑ	- *3	
L level input current	IIL2	Vı = 0V			-3.0	μΑ	*3	
H level input current	Інз	VI = VDD			3.0	μA	- *4	
L level input current	IIL3	Vı = 0V	-10		-180	μA		
L level output voltage	Vol1	IoL = 1mA			0.2	V	· *5	
H level output voltage	Voн1	Іон = −250µА	2.6			V	*5	
L level output voltage	VOL2	IoL = 500μA			0.2	V	- *6	
H level output voltage	Vo _{H2}	Іон = −125µА	2.6			V	**0	
L level output voltage	Vol3	IoL = 500μA			0.2	V	*7	
H level output voltage V		Іон = −250µА	2.6			V	*/	
Output leak current	loz	At high impedance state	-1.0		1.0	μΑ	*8	
Current consumption	IDD	VDD = 3.0V, STBY = H		12		mA		
Ourient consumption	טטו	VDD = 3.0V, STBY = L		3		mA		

^{*1} All input pins.

AC Characteristics

 $(V_{DD} = 3.0V \pm 10\%, Topr = -20 \text{ to } +85^{\circ}C)$

Item	Applicable pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clock input cycle	CKI	tck		60			ns
	HCK1, HCK2	Δt	CL = 30pF	1		15	ns
Cross-point time difference	VCK1, VCK2	Δι	CL = 30pF	3		20	ns
	VCKn, HCKn	tor	CL = 30pF			84	ns
Output rise delay time	Other than HCKn and VCKn	tpr	CL = 30pF			76	ns
	VCKn, HCKn	tpf	CL = 30pF			71	ns
Output fall delay time	Other than HCKn and VCKn	ιρι	CL = 30pF			62	ns
HCK1, SH1 delay time difference	HCK1, SH1	dt1	CL = 30pF	1		5	ns
HCK2, SH1 delay time difference	HCK2, SH1	dt2	CL = 30pF	1		5	ns
HCK Duty	HCK1, HCK2	dtyH	CL = 30pF	48		53	%

^{*2} Input pins XHD and CKI.

^{*3} Input pins SLNP and XVD.

^{*4} Input pins XCLR, RGT, STBY, HP4, TST3 and TST4.

^{*5} Output pins HCK1 and HCK2.


^{*6} All output pins other than those listed in *5, *7 and *8.

^{*7} Output pin CKO. However, set the input level of input pin CKI to 0V or VDD during measurement.


^{*8} Output pin RPD.

Timing Definition


AC Characteristics








LCX005BK/BKB, LCX024AK Pixel Arrangement






Description of Mode Selection Switch (SLCK, SLTM, SLNP, PLNT, WIDE)

SLCK	SLTM	SLNP	PLNT	WIDE	MODE
Н	Х	L	L	L	LCX005BK/BKB, NTSC, NORMAL
Н	Х	L	L	Н	LCX005BK/BKB, NTSC, WIDE
Н	Х	L	Н	L	LCX005BK/BKB, PAL, NORMAL
Н	Х	L	Н	Н	LCX005BK/BKB, PAL, WIDE
Н	Х	Н	L	L	LCX024AK, NTSC, NORMAL
Н	Х	Н	L	Н	LCX024AK, NTSC, WIDE
Н	Х	Н	Н	L	LCX024AK, PAL, NORMAL
Н	Х	Н	Н	Н	LCX024AK, PAL, WIDE
L	L	Х	L	L	LCX009AK/AKB, NTSC, NORMAL
L	L	Х	L	Н	LCX009AK/AKB, NTSC, WIDE
L	L	Х	Н	L	LCX009AK/AKB, PAL, NORMAL
L	L	Х	Н	Н	LCX009AK/AKB, PAL, WIDE
L	Н	Х	L	L	LCX027AK, NTSC, NORMAL
L	Н	Х	L	Н	LCX027AK, NTSC, WIDE
L	Н	Х	Н	L	LCX027AK, PAL, NORMAL
L	Н	Х	Н	Н	LCX027AK, PAL, WIDE

^{*} NORMAL (4:3 display), WIDE (16:9 display)

SLFR

SLFR is the selector switch for the AC drive timing pulse (FRP). This switch selects field inversion when H and line inversion when L. Normally, line inversion (L) is used. The transition point is one clock cycle after the transition point of the VCK1 and VCK2 pulses.



^{*} FRP polarity is not specified.

^{*} X: Don't Care

AFC Circuit (PLL Method)


The CXD2458AR employs the PLL method in order to achieve phase synchronization with the input sync signal.

The PLL circuit phase comparator and frequency division counter are built in, and a fully synchronized AFC circuit is comprised by connecting an external VCO circuit and LPF.

PLL errors are detected at the following timing.

The phase comparison output of the entire bottom of XHD or the horizontal sync signal of composite SYNC and the internal H counter becomes RPD. RPD output is converted to DC error with the lag-lead filter (LPF), and then it changes the varicap capacitance to stabilize the oscillating frequency at 702fh in the LCX005BK/BKB and LCX024AK, and 1050fh in the LCX009AK/AKB and LCX027AK.

This PLL circuit is adjusted by setting the RPD transition point so that it sets in the center of the window (XHD or horizontal sync signal of composite SYNC) as shown in the figure below.



AC Driving for No Signal

HST1/2, HCK1/2, FRP, VCK1/2, XCLP, VST, HD, VD, SH1/2/3/4 and EN are made to run freely so that the LCD panel is AC driven even when there are no input sync signals (XHD/XVD and composite SYNC).

During this time, the horizontal sync separation circuit stops and the PLL internal frequency division counter is made to run freely. At the same time, the auxiliary V counter is used to create the reference pulse for generating the free running VD and VST because the vertical sync separation circuit is also stopped.

The cycle of this V counter is set to 269H for NTSC and 321H for PAL. However, when there is no XVD (VSYNC) input for 301H (NTSC) and 360H (PAL), the no signal state is assumed and the free running VD and VST pulses are generated from the next field.

RPD is kept at high impedance when there is no signal in order to prevent the AFC circuit from causing phase errors due to phase comparison.

System Clear (XCLR)

The entire logic is initialized by setting XCLR = L. Be sure to perform this operation during power-on and after changing the STBY pin from L to H. When this function is activated the outputs (XCLP, HD, FRP, VST, VD, CLR, EN, HST1/2, HCK1/2, SH1/2/3/4, VCK1/2, FLDO, SBLK and BLK) go to L.


Right/Left Inverse Display

The CXD2458AR outputs a right/left inversion timing pulse that supports the right/left inverse display function of the LCX005BK/BKB, LCX024AK, LCX009AK/AKB and LCX027AK.

The LCD panel is arranged in a delta pattern, where the same signal line is 1.5-dot offset at adjoining vertical lines. For this reason, a 1.5-dot offset is attached to the horizontal start pulse (HST) of the LCD between odd lines and even lines in order to correct this difference. Other H system output pulses are also 1.5-dot offset.


When the panel is driven with left scan (Reverse scan), this offset relationship becomes inverted for even and odd lines, and the asymmetrical dot arrangement produces an offset.


Therefore, the CXD2458AR internally controls the right/left and interline offset to allow right scan or left scan display by setting RGT = H or L for right/left inversion.



SH Pulse and HCK Phase Relationship

The phase relationship between the SH pulse and HCK changes according to switching between right scan (Normal scan) and left scan (Reverse scan). SH3 is the re-sampling pulse.






16:9 (WIDE) Display Mode

Setting the WIDE pin to H shifts the unit to WIDE display mode. In this mode, the aspect ratio is converted through pulse eliminator processing, allowing 16:9 quasi-WIDE display.

Vertical pulse eliminator scanning of 1/4 (NTSC) and 2/6 (PAL) for the LCX005BK/BKB and LCX009AK/AKB, and 1/4 (NTSC) and 10/28 (PAL) for the LCX024AK and LCX027AK is performed, and the video signal is compressed in the display area compared to 4:3 display to achieve 16:9 (WIDE) display. In addition, in areas outside the display area, vertical high-speed scanning is performed and black signals are written to the black display area in the upper 28 lines and the lower 27 or 28 lines. During this period, the FRP and HST output cycles are also changed, and EN and CLR are not output. In addition, the SBLK output, which is the black signal generation timing pulse, and the LCX024AK/LCX027AK black display area control signal BLK are both H.

(For example, black display in the panel is permitted by connecting the SBLK output to the external RGB input pin of the CXA1785AR.)

See the Timing Charts for details.



^{*} Numbers in parentheses are for the LCX009AK/AKB and LCX027AK.

Note) When the no signal status occurs during 16:9 (WIDE) display mode, 4:3 display mode results.

HP1, 2, 3, 4

These are selector switches for the horizontal display position. The HST timing can be set at 2fh intervals in 16 different ways by using the four HP1, 2, 3 and 4 bits. The picture center is set at internal preset value: HP1/2/3/4: LLLH. However, because there is actually a difference between the RGB signal and the drive pulse delays, the picture center may not match the design center. In this case, adjust with these switches.

The HST timing (from SYNC termination to the rising edge of HST) for even lines is shown below.

LCX005BK/BKB, LCX024AK (NTSC/PAL)

HP4	HP3	HP2	HP1	HST1 (NTSC/PAL)	HST2 (NTSC/PAL)
0	0	0	0	72fh (6.51/6.56µs)	74.5fh (6.74/6.79µs)
0	0	0	1	70fh	72.5fh
0	0	1	0	68fh	70.5fh
0	0	1	1	66fh	68.5fh
0	1	0	0	64fh	66.5fh
0	1	0	1	62fh	64.5fh
0	1	1	0	60fh	62.5fh
0	1	1	1	58fh	60.5fh
1	0	0	0	56fh (5.06/5.11µs)	58.5fh (5.29/5.33µs)
1	0	0	1	54fh	56.5fh
1	0	1	0	52fh	54.5fh
1	0	1	1	50fh	52.5fh
1	1	0	0	48fh	50.5fh
1	1	0	1	46fh	48.5fh
1	1	1	0	44fh	46.5fh
1	1	1	1	42fh (3.80/3.83µs)	44.5fh (4.02/4.06µs)

^{*} The HST1 and 2 timing for odd lines is 1.5fh delayed and 1.5fh advanced respectively from the above timings. (See the Timing Charts for details.)


LCX009AK/AKB, LCX027AK (NTSC/PAL)

HP4	HP3	HP2	HP1	HST1 (NTSC/PAL)	HST2 (NTSC/PAL)
0	0	0	0	91fh (5.51/5.55µs)	93.5fh (5.66/5.70µs)
0	0	0	1	89fh	91.5fh
0	0	1	0	87fh	89.5fh
0	0	1	1	85fh	87.5fh
0	1	0	0	83fh	85.5fh
0	1	0	1	81fh	83.5fh
0	1	1	0	79fh	81.5fh
0	1	1	1	77fh	79.5fh
1	0	0	0	75fh (4.54/4.57µs)	77.5fh (4.69/4.72µs)
1	0	0	1	73fh	75.5fh
1	0	1	0	71fh	73.5fh
1	0	1	1	69fh	71.5fh
1	1	0	0	67fh	69.5fh
1	1	0	1	65fh	67.5fh
1	1	1	0	63fh	65.5fh
1	1	1	1	61fh (3.69/3.72µs)	63.5fh (3.84/3.87µs)


^{*} The HST1 and 2 timing for odd lines is 1.5fh delayed and 1.5fh advanced respectively from the above timings. (See the Timing Charts for details.)


LCX005BK/BKB, LCX024AK Horizontal Direction Timing Chart NTSC/PAL

HP1/2/3/4: LLLH RGT: H (Normal scan)




LCX005BK/BKB, LCX024AK Horizontal Direction Timing Chart NTSC/PAL






HP1/2/3/4: LLLH RGT: L (Reverse scan)




HP1/2/3/4: LLLH RGT: L (Reverse scan)




LCX009AK/AKB, LCX027AK Horizontal Direction Timing Chart NTSC/PAL

HP1/2/3/4: LLLH RGT: H (Normal scan)




LCX009AK/AKB, LCX027AK Horizontal Direction Timing Chart NTSC/PAL

HP1/2/3/4: LLLH RGT: H (Normal scan)




LCX009AK/AKB, LCX027AK Horizontal Direction Timing Chart NTSC/PAL


HP1/2/3/4: LLLH RGT: L (Reverse scan)




HP1/2/3/4: LLLH RGT: L (Reverse scan)




LCX005BK/BKB Vertical Direction Timing Chart NTSC




LCX005BK/BKB Vertical Direction Timing Chart NTSC



LCX005BK/BKB Vertical Direction Timing Chart PAL




LCX005BK/BKB Vertical Direction Timing Chart PAL




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.


LCX005BK/BKB Vertical Direction Timing Chart NTSC WIDE




LCX005BK/BKB Vertical Direction Timing Chart NTSC WIDE



LCX005BK/BKB Vertical Direction Timing Chart PAL WIDE




LCX005BK/BKB Vertical Direction Timing Chart PAL WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.


LCX024AK Vertical Direction Timing Chart NTSC




LCX024AK Vertical Direction Timing Chart NTSC




LCX024AK Vertical Direction Timing Chart PAL



LCX024AK Vertical Direction Timing Chart PAL




LCX024AK Vertical Direction Timing Chart NTSC WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX024AK Vertical Direction Timing Chart NTSC WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX024AK Vertical Direction Timing Chart PAL WIDE




LCX024AK Vertical Direction Timing Chart PAL WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.


LCX009AK/AKB Vertical Direction Timing Chart NTSC



LCX009AK/AKB Vertical Direction Timing Chart NTSC




LCX009AK/AKB Vertical Direction Timing Chart PAL




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX009AK/AKB Vertical Direction Timing Chart PAL




LCX009AK/AKB Vertical Direction Timing Chart NTSC WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX009AK/AKB Vertical Direction Timing Chart NTSC WIDE




LCX009AK/AKB Vertical Direction Timing Chart PAL WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX009AK/AKB Vertical Direction Timing Chart PAL WIDE




LCX027AK Vertical Direction Timing Chart NTSC




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.


LCX027AK Vertical Direction Timing Chart NTSC




LCX027AK Vertical Direction Timing Chart PAL




LCX027AK Vertical Direction Timing Chart PAL



LCX027AK Vertical Direction Timing Chart NTSC WIDE




LCX027AK Vertical Direction Timing Chart NTSC WIDE




Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

LCX027AK Vertical Direction Timing Chart PAL WIDE




LCX027AK Vertical Direction Timing Chart PAL WIDE



Note) The fourth row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins. FRP polarity is not specified for each line and field.

Application Circuit



Reference examples of L value: when using LCX009AK/AKB, LCX027AK 4.7 μ H when using LCX005BK/BKB, LCX024AK 10 μ H


Recommended varicap: 1T369 (SONY)

The constants noted above are reference values, so care should be taken as they may change according to the wiring capacitance on the board, etc.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

48PIN LQFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L111
EIAJ CODE	LQFP048-P-0707-AP
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER PLATING	
LEAD MATERIAL	42 ALLOY	
PACKAGE WEIGHT	0.2g	