# -3.3V/-5V Differential ECL to +3.3V LVTTL Translator

The MC100EPT25 is a Differential ECL to LVTTL translator. This device requires +3.3 V, -3.3 V to -5.2 V, and ground. The small outline 8–lead package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal.


The  $V_{BB}$  output allows the EPT25 to also be used in a single–ended input mode. In this mode the  $V_{BB}$  output is tied to the D input for a inverting buffer or the  $\overline{D}$  input for a non–inverting buffer. If used, the  $V_{BB}$  pin should be bypassed to ground with at least a 0.01  $\mu F$  capacitor.

- 1.1 ns Typical Propagation Delay
- Maximum Frequency > 275 MHz Typical
- Operating Range: V<sub>CC</sub> = 3.0 V to 3.6 V; V<sub>EE</sub> = -5.5 V to -3.0 V; GND = 0 V
- 24 mA TTL Outputs
- Q Output Will Default LOW with Inputs Open or at  $V_{EE}$
- V<sub>BB</sub> Output
- Open Input Default State
- Safety Clamp on Inputs



## **ON Semiconductor®**

http://onsemi.com




W = Work Week

\*For additional information, see Application Note AND8002/D

## **ORDERING INFORMATION**

Device	Package	Shipping
MC100EPT25D	SO–8	98 Units / Rail
MC100EPT25DR2	SO-8	2500 Tape & Reel
MC100EPT25DT	TSSOP-8	100 Units / Rail
MC100EPT25DTR2	TSSOP-8	2500 Tape & Reel



## PIN DESCRIPTION

PIN	FUNCTION		
Q	LVTTL Output		
D*, <u>D</u> *	Differential ECL Input Pair		
V <sub>CC</sub>	Positive Supply		
V <sub>BB</sub>	Output Reference Voltage		
GND	Ground		
V <sub>EE</sub>	Negative Supply		
NC	No Connect		

\* Pins will default LOW when left open.

## Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

#### ATTRIBUTES

Characteris	Characteristics		
Internal Input Pulldown Resistor	75 kΩ		
Internal Input Pullup Resistor	N/A		
ESD Protection	> 4 kV > 200 V > 2 kV		
Moisture Sensitivity, Indefinite Time C	Out of Drypack (Note 1)	Level 1	
Flammability Rating	Oxygen Index: 28 to 34	UL-94 V-0 @ 0.125 in	
Transistor Count	111 Devices		
Meets or exceeds JEDEC Spec EIA/	JESD78 IC Latchup Test		

1. For additional information, see Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Positive Power Supply	GND = 0 V	V <sub>EE</sub> = -5.0 V	3.8	V
$V_{EE}$	Negative Power Supply	GND = 0 V	V <sub>CC</sub> = +3.3 V	-6	V
V <sub>IN</sub>	Input Voltage	GND = 0 V		0 to V <sub>EE</sub>	V
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	std bd	8 SOIC	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	std bd	8 TSSOP	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current	8.0	16	25	8.0	16	25	8.0	16	25	mA
V <sub>IH</sub>	Input HIGH Voltage Single–Ended	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage Single–Ended	-1945		-1625	-1945		-1625	-1945		-1625	mV
$V_{BB}$	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 4)	V <sub>EE</sub> ·	+ 2.0	0.0	V <sub>EE</sub>	+ 2.0	0.0	V <sub>EE</sub> ·	+ 2.0	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

3. Input parameters vary 1:1 with GND.

4. VILCHR min varies 1:1 with VEE, VILCHR max varies 1:1 with VCC. The VILCHR range is referenced to the most positive side of the differential input signal.

TTL OUTPUT DC CHARACTERISTICS V <sub>CC</sub> = 3.3	V; $V_{EE} = -5.5$ V to $-3.0$ V; GND = 0.0 V; $T_A = -40^{\circ}$ C to $85^{\circ}$ C
---	--

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	I <sub>OH</sub> = -3.0 mA	2.2			V
V <sub>OL</sub>	Output LOW Voltage (Note 5)	I <sub>OL</sub> = 24 mA			0.5	V
I <sub>CCH</sub>	Power Supply Current		6	10	14	mA
I <sub>CCL</sub>	Power Supply Current		7	12	17	mA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

5. All loading with 500  $\Omega$  to GND; CL = 20 pF.

## AC CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V; V<sub>EE</sub> = -5.5 V to -3.0 V; GND = 0.0 V (Note 6)

		<b>−40°C</b>		25°C		85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 2 F <sub>max</sub> /JITTER)	275			275			275			MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	800	1200	1800	800	1100	1600	800	1100	1600	ns
t <sub>SKPP</sub>	Device-to-Device Skew (Note 7)			500			500			500	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter (See Figure 2 F <sub>max</sub> /JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Input Voltage Swing (Differential)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q, $\overline{Q}$ (0.8 V - 2.0 V)	450 900	600 1160	750 1400	450 900	600 1100	750 1400	450 900	600 1100	750 1400	ps

6. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 500  $\Omega$  to GND.

7. Skews are measured between outputs under identical conditions.




Figure 2. F<sub>max</sub>/Jitter





Figure 3. TTL Output Loading Used for Device Evaluation

## **Resource Reference of Application Notes**

- AN1404 \_ ECLinPS Circuit Performance at Non–Standard VIH Levels
- AN1405 ECL Clock Distribution Techniques
- AN1406 Designing with PECL (ECL at +5.0 V)
- AN1503 ECLinPS I/O SPICE Modeling Kit
- AN1504 Metastability and the ECLinPS Family
- AN1560 Low Voltage ECLinPS SPICE Modeling Kit
- AN1568 Interfacing Between LVDS and ECL
- AN1596 ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
- AN1650 Using Wire–OR Ties in ECLinPS Designs
- AN1672 The ECL Translator Guide
- AND8001 Odd Number Counters Design
- AND8002 Marking and Date Codes
- AND8020 \_ Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

## PACKAGE DIMENSIONS




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD

- PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- SIDE.
- SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.2	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

**TSSOP-8** DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A** 



#### DETAIL E

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- Onto PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
- PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.90	3.10	0.114	0.122	
В	2.90	3.10	0.114	0.122	
С	0.80	0.80 1.10		0.043	
D	0.05	0.15	0.002	0.006	
F	0.40	0.70	0.016	0.028	
G	0.65	BSC	0.026 BSC		
Κ	0.25	0.40	0.010	0.016	
L	4.90	BSC	0.193 BSC		
Μ	0 °	6 °	0°	6 °	

## <u>Notes</u>

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.