CY7C1021CV26

## 1-Mbit ( $64 \mathrm{~K} \times 16$ ) Static RAM

## Features

■ Temperature Range
a Automotive: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
■ High speed
$\square \mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
■ Optimized voltage range: 2.5 V to 2.7 V
■ Low active power: 220 mW (Max)
■ Automatic power-down when deselected
■ Independent control of upper and lower bits
■ CMOS for optimum speed/power
■ Available in Pb-free and non Pb-free 44-pin TSOP II, 44-pin (400-Mil) Molded SOJ and Pb-free 48-ball FBGA packages

## Functional Description

The CY7C1021CV26 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an
automatic power-down feature that significantly reduces power consumption when deselected.
Writing to the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{7}\right)$, is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $\mathrm{O}_{8}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable ( $\overline{\mathrm{OE})}$ LOW while forcing the Write Enable ( $\overline{\mathrm{WE}}) \mathrm{HIGH}$. If Byte Low Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on $\mathrm{I} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{7}$. If Byte High Enable (BHE) is LOW, then data from memory will appear on $\mathrm{I} / \mathrm{O}_{8}$ to $\mathrm{I} / \mathrm{O}_{15}$. See the truth table at the end of this data sheet for a complete description of Read and Write modes.
The input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled ( $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$ HIGH), or during a Write operation (CE LOW, and WE LOW).

## Logic Block Diagram



## Contents

Selection Guide ..... 3
Pin Configuration ..... 3
Pin Definitions ..... 4
Maximum Ratings ..... 5
Operating Range ..... 5
Electrical Characteristics ..... 5
Capacitance ..... 5
Thermal Resistance ..... 5
AC Test Loads and Waveforms ..... 6
Switching Characteristics ..... 6
Switching Waveforms ..... 8
Truth Table ..... 10
Ordering Information ..... 11
Ordering Code Definitions ..... 11
Package Diagrams ..... 12
Acronyms ..... 14
Document Conventions ..... 14
Units of Measure ..... 14
Document History Page ..... 15
Sales, Solutions, and Legal Information ..... 16
Worldwide Sales and Design Support ..... 16
Products ..... 16
PSoC Solutions ..... 16

## Selection Guide

| Description ${ }^{[1]}$ |  |  |  |  |  |  |  | $\mathbf{- 1 5}$ | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time | 15 | ns |  |  |  |  |  |  |  |
| Maximum Operating Current | 80 | mA |  |  |  |  |  |  |  |
| Maximum CMOS Standby Current | 10 | mA |  |  |  |  |  |  |  |

## Pin Configuration

Figure 1. 44-pin SOJ/TSOP ${ }^{[1}{ }^{[2]}$
Figure 2. 48-ball FBGA Pinout ${ }^{[2]}$

| $\mathrm{A}_{4} \square \mathrm{O}_{1}$ | 44 | $\square A_{5}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{3} \square 2$ | 43 | $\square A_{6}$ |
| $\mathrm{A}_{2} \square 3$ | 42 | $\square \mathrm{A}_{7}$ |
| $\mathrm{A}_{1} \square 4$ | 41 | $\overline{\text { OE }}$ |
| $\mathrm{A}_{0} \square 5$ | 40 | $\overline{\mathrm{BHE}}$ |
| $\overline{\mathrm{CE}} \square 6$ | 39 | $\overline{\text { BLE }}$ |
| $\mathrm{l} / \mathrm{O}_{0} \square 7$ | 38 | $\square \mathrm{I} / \mathrm{O}_{15}$ |
| $\mathrm{l} / \mathrm{O}_{1} \square 8$ | 37 | $\square \mathrm{I} / \mathrm{O}_{14}$ |
| $\mathrm{l} / \mathrm{O}_{2} \square 9$ | 36 | $\square \mathrm{I} / \mathrm{O}_{13}$ |
| $1 / \mathrm{O}_{3} \square 10$ | 35 | $\square \mathrm{I} / \mathrm{O}_{12}$ |
| $V_{\text {cc }} \square 11$ | 34 | $\square \mathrm{V}_{\mathrm{SS}}$ |
| $\mathrm{V}_{\text {SS }} \square 12$ | 33 | $\square \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I} / \mathrm{O}_{4} \square 13$ | 32 | $\square \mathrm{I} / \mathrm{O}_{11}$ |
| $\mathrm{I} / \mathrm{O}_{5} \square 14$ | 31 | $\square \mathrm{I} / \mathrm{O}_{10}$ |
| $1 / \mathrm{O}_{6} \square 15$ | 30 | $\square \mathrm{I} / \mathrm{O}_{9}$ |
| $\mathrm{l} / \mathrm{O}_{7} \square 16$ | 29 | $\square \mathrm{I} / \mathrm{O}_{8}$ |
| WE $\square 17$ | 28 | $\square \mathrm{NC}$ |
| $\mathrm{A}_{15} \square 18$ | 27 | $\square A_{8}$ |
| $A_{14}^{\square} \square 19$ | 26 | $\square A_{9}$ |
| $\mathrm{A}_{13} \square 20$ | 25 | $\square A_{10}$ |
| $\mathrm{A}_{12} \square 21$ | 24 | $\square A_{11}$ |
| NC $\square 22$ | 23 | $\square \mathrm{NC}$ |



## Notes

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{typ} .)}, \mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$.
2. NC pins are not connected on the die.

## Pin Definitions

| Pin Name | Pin Number | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | $\begin{aligned} & 1-5,18-21, \\ & 24-27,42-44 \end{aligned}$ | Input | Address Inputs used to select one of the address locations. |
| $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{15}$ | $\begin{aligned} & 7-10,13-16, \\ & 29-32,35-38 \end{aligned}$ | Input/Output | Bidirectional Data I/O lines. Used as input or output lines depending on operation. |
| NC | 22, 23, 28 | No Connect | No Connects. This pin is not connected to the die. |
| $\overline{\text { WE }}$ | 17 | Input/Control | Write Enable Input, active LOW. When selected LOW, a Write is conducted. When selected HIGH, a Read is conducted. |
| $\overline{\mathrm{CE}}$ | 6 | Input/Control | Chip Enable Input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip. |
| $\overline{\overline{B H E}}, \overline{\mathrm{BLE}}$ | 40, 39 | Input/Control | Byte Write Select Inputs, active LOW. $\overline{\mathrm{BHE}}$ controls $\mathrm{I} / \mathrm{O}_{15}-\mathrm{l} / \mathrm{O}_{8}, \overline{\mathrm{BLE}}$ controls $1 / \mathrm{O}_{7}-1 / \mathrm{O}_{0}$. |
| $\overline{\mathrm{OE}}$ | 41 | Input/Control | Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When de-asserted HIGH, I/O pins are tri-stated, and act as input data pins. |
| $\mathrm{V}_{S S}$ | 12, 34 | Ground | Ground for the device. Should be connected to ground of the system. |
| $\mathrm{V}_{\mathrm{CC}}$ | 11, 33 | Power Supply | Power Supply inputs to the device. |

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature ................................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply voltage on
$\mathrm{V}_{\mathrm{CC}}$ to relative $\mathrm{GND}^{[3]}$ $\qquad$ -0.5 V to +4.6 V
DC voltage applied to outputs
in high $Z$ state ${ }^{[3]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$D C$ input voltage ${ }^{[3]}$.............................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into outputs (LOW) ........................................ 20 mA
Static discharge voltage .......................................... > 2001 V
(per MIL-STD-883, method 3015)
Latch-up current
> 200 mA
Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.5 \mathrm{~V}-2.7 \mathrm{~V}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | -15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.3 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage ${ }^{[3]}$ |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -3 | +3 | $\mu \mathrm{A}$ |
| Ioz | Output leakage current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$, output disabled | -3 | +3 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\text {CC }}$ operating supply current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}, \mathrm{f}=\mathrm{f}_{\text {MAX }}=1 / \mathrm{t}_{\text {RC }}$ | - | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE power-down Current -TTL inputs | Max $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=f_{\text {MAX }}$ | - | 15 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power-down Current -CMOS inputs | $\begin{aligned} & \operatorname{Max} \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | - | 10 | mA |

## Capacitance

| Parameter ${ }^{[4]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=2.6 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance |  | 8 | pF |

## Thermal Resistance

| Parameter ${ }^{[4]}$ | Description | Test Conditions | 44-pin TSOP II | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a $3 \times 4.5$ inch, four-layer | 76.92 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | printed circuit board | 15.86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## Notes

3. $\mathrm{V}_{\mathrm{IL}}(\min )=.-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms ${ }^{\text {[5] }}$



High Z characteristics:
(c)

## Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[6]}$ | Description | -15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 15 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 15 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data hold from address change | 3 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to data valid | - | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to data valid | - | 7 | ns |
| tizoe | $\overline{\mathrm{OE}}$ LOW to low $\mathrm{Z}^{[7]}$ | 0 | - | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to high $\mathrm{Z}^{[7,8]}$ | - | 7 | ns |
| tIZCE | $\overline{\mathrm{CE}}$ LOW to low $\mathrm{Z}^{[7]}$ | 3 | - | ns |
| $t_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to high $\mathrm{Z}^{[7,8]}$ | - | 7 | ns |
| $\mathrm{tpu}^{[9]}$ | $\overline{\mathrm{CE}}$ LOW to power-up | 0 | - | ns |
| $\mathrm{t}_{\mathrm{PD}}{ }^{[9]}$ | $\overline{\mathrm{CE}}$ HIGH to power-down | - | 15 | ns |
| $\mathrm{t}_{\text {DBE }}$ | Byte enable to data valid | - | 7 | ns |
| $t_{\text {LZBE }}$ | Byte enable to low $Z$ | 0 | - | ns |
| $t_{\text {HZBE }}$ | Byte disable to high Z | - | 7 | ns |

[^0]
## Switching Characteristics (continued)

Over the Operating Range

| Parameter ${ }^{[6]}$ | Description | -15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Write Cycle ${ }^{[10]}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write cycle time | 15 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to write end | 10 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address set-up to write end | 10 | - | ns |
| $t_{H A}$ | Address hold from write end | 0 | - | ns |
| $t_{\text {S }}$ | Address set-up to write start | 0 | - | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE pulse width }}$ | 10 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data set-up to write end | 8 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to low ${ }^{[11]}$ | 3 | - | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to high $\mathrm{Z}^{[11,12]}$ | - | 7 | ns |
| $\mathrm{t}_{\mathrm{BW}}$ | Byte enable to end of write | 9 | - | ns |

[^1]Figure 4. Read Cycle No. $1{ }^{[13,14]}$


Figure 5. Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[14,15]}$


Notes
13. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{BHE}}$ and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IL}}$.
14. WE is HIGH for Read cycle.
15. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW

Switching Waveforms (continued)
Figure 6. Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[16,17]}$


Figure 7. Write Cycle No. 2 ( $\overline{B L E}$ or $\overline{\mathrm{BHE}}$ Controlled)


[^2]CY7C1021CV26

Switching Waveforms (continued)
Figure 8. Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, LOW)


Truth Table

| $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | BLE | BHE | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | $1 / O_{8}-1 / O_{15}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | High Z | Power-down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read - All bits | Active ( $\mathrm{I}_{\text {CC }}$ ) |
|  |  |  | L | H | Data Out | High Z | Read - Lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | H | L | High Z | Data Out | Read - Upper bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | X | L | L | L | Data In | Data In | Write - All bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | L | H | Data In | High Z | Write - Lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | H | L | High Z | Data In | Write - Upper bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | X | X | High Z | High Z | Selected, Outputs Disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | X | X | H | H | High Z | High Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at http://www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.
Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C1021CV26-15ZSXE | 51-85087 | 44-pin TSOP Type II (Pb-free) | Automotive |
|  | CY7C1021CV26-15VXE | 51-85082 | 44-pin (400-Mil) Molded SOJ (Pb-free) |  |
|  | CY7C1021CV26-15BAE | 51-85150 | 48-ball FBGA ( $6 \times 8 \times 1 \mathrm{~mm}$ ) (Pb-free) |  |
|  | CY7C1021CV26-15BAET | 51-85150 | 48-ball FBGA ( $6 \times 8 \times 1 \mathrm{~mm}$ ) (Pb-free) |  |
|  | CY7C1021CV26-15VXET | 51-85082 | 44-pin (400-Mil) Molded SOJ (Pb-free) |  |
|  | CY7C1021CV26-15ZSXET | 51-85087 | 44-pin TSOP Type II (Pb-free) |  |

## Ordering Code Definitions



## Package Diagrams

Figure 9. 44-pin TSOP Z44-II, 51-85087


Figure 10. 44-pin Molded SOJ (400-Mil) V44.4, 51-85082


51-85082 *C

Package Diagrams (continued)
Figure 11. 48 -ball FBGA ( $6 \times 8 \times 1 \mathrm{~mm}$ ), 51-85150



51-85150 *F

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| $\overline{\text { CE }}$ | chip enable |
| I/O | input/output |
| $\overline{\text { OE }}$ | output enable |
| SOJ | small outline J-lead |
| SRAM | static random access memory |
| TSOP | thin small-outline package |
| TTL | transistor-transistor logic |
| FBGA | fine-pitch ball grid array |
| $\overline{\text { WE }}$ | write enable |

Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| $\mu \mathrm{A}$ | micro Amperes |
| mA | milli Amperes |
| mm | milli meter |
| mW | milli Watts |
| MHz | Mega Hertz |
| ns | nano seconds |
| pF | pico Farad |
| V | Volts |
| W | Watts |
| $\%$ | percent |

## Document History Page

Document Title: CY7C1021CV26, 1-Mbit ( $64 \mathrm{~K} \times 16$ ) Static RAM Document Number: 38-05589

| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* *}$ | 238454 | See ECN | RKF | New data sheet for Automotive |
| ${ }^{*}$ A | 335861 | See ECN | SYT | Added Lead-Free Product Information <br> Included the 44-Lead (400-Mil) Molded SOJ V34 Package |
| ${ }^{*}$ B | 493543 | See ECN | NXR | Changed the description of IX from Input Load Current to <br> Input Leakage Current in DC Electrical Characteristics table <br> Removed IOS parameter from DC Electrical Characteristics table <br> Updated Ordering Information Table |
| ${ }^{*} \mathrm{C}$ | 2897087 | $03 / 22 / 10$ | AJU | Removed obsolete parts from ordering information table <br> Updated package diagrams |
| ${ }^{\text {*D }}$ | 3057593 | $10 / 13 / 2010$ | PRAS | Updated Ordering Information and added Ordering Code Definitions. <br> Updated Package Diagrams. |
| ${ }^{\text {*E }}$ | 3098812 | $12 / 01 / 2010$ | PRAS | Added Acronyms and Units of Measure. <br> Minor edits and updated in new template. |
| ${ }^{\text {*F }}$ | 3277371 | $06 / 08 / 2011$ | AJU | Updated Pin Configuration (Included pin configurations for 44-pin SOJ and <br> 48-ball FBGA packages). |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| cypress.com/go/plc |  |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    5. AC characteristics (except high Z) are tested using the Thevenin load shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown inFigure 3 (c).
    6. Test conditions assume signal transition time of 2.6 ns or less, timing reference levels of 1.3 V , input pulse levels of 0 to 2.6 V .
    7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}, t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any given device.
    8. $t_{\text {HZOE }}, t_{\text {HZBE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (c) of Figure 3 . Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
    9. This parameter is guaranteed by design and is not tested.

[^1]:    Notes
    10. The internal Write time of the memory is defined by the overlap of $\overline{C E}$ LOW, $\overline{\mathrm{WE}}$ LOW and $\overline{\mathrm{BHE}} / \overline{\mathrm{BLE}} \mathrm{LOW} . \overline{\mathrm{CE}}, \overline{\mathrm{WE}}$ and $\overline{\mathrm{BHE}} / \overline{\mathrm{BLE}}$ must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
    11. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{L Z C E}$, $t_{H Z O E}$ is less than $t_{L Z O E}$, and $t_{H Z W E}$ is less than $t_{\text {LZWE }}$ for any given device.
    12. $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {HZBE }}, \mathrm{t}_{\text {HZCE }}$, and $\mathrm{t}_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (c) of Figure 3 on page 6 . Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.

[^2]:    Notes
    16. Data $I / O$ is high-impedance if $\overline{O E}$ or $\overline{B H E}$ and/or $\overline{B L E}=V_{I H}$.
    17. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high-impedance state.

