



MMC 4014 MMC 4021

8-STAGE STATIC SHIFT REGISTERS: SYNCHRONOUS PARALLEL OR SERIAL INPUT/SERIAL OUTPUT: MMC 4014 ASYNCHRONOUS PARALLEL INPUT OR SYNCHRONOUS SERIAL INPUT/SERIAL OUTPUT: MMC 4021

GENERAL DESCRIPTION

The MMC 4014, MMC 4021 series types are 8-stage parallel-or serial-input/serial-output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D type, master-slave flip-flop; in addition to an output from stage 8, "Q" outputs are also available from stage 6 and 7.

Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the MMC 4014. In the MMC 4021 serial entry is synchronous with the clock but parallel entry is asynchronous.

In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input.

When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line.

When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line.

In the MMC 4021, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made.

Register expansion using multiple package is permitted.

The MMC 4014, MMC 4021 series types are supplied in 16-lead dual-in-line plastic or ceramic package.

FEATURES

- Medium speed operation-12 MHz (typ.) clock rate, at $V_{DD}-V_{SS} = 10\text{ V}$
- Fully static operation
- 8 Master-Slave flip-flops plus output buffering and control gating

ABSOLUTE MAXIMUM RATINGS

V_{DD}^*	Supply voltage: G and H types E and F types	-0.5 to 20	18	V
V_i	Input voltage	-0.5 to $V_{DD}+0.5$		V
I_i	DC input current (any one input)		± 10	mA
P_{tot}	Total power dissipation (per package) Dissipation per output transistor for $T_A =$ full package-temperature range		200	mW
T_A	Operating temperature: G and H types E and F types	-55 to 125		$^{\circ}\text{C}$
T_{stg}	Storage temperature	-40 to 150		$^{\circ}\text{C}$


* All voltage values are referred to V_{SS} pin voltage

RECOMMENDED OPERATING CONDITIONS

V_{DD}^*	Supply voltage: G and H types E and F types	3 to 18	15	V
V_i	Input voltage	0 to V_{DD}		V
T_A	Operating temperature: G and H types E and F types	-55 to 125	85	$^{\circ}\text{C}$

CONNECTION DIAGRAM TRUTH TABLE

For 4014



CL	Serial input	Parallel/serial control	PI-1	PI-n	Q_1 (internal)	Q_n
~	X	1	0	0	0	0
~	X	1	1	0	1	0
~	X	1	0	↑	0	1
~	X	1	1	1	1	1
~	0	0	X	X	0	Q_{n-1}
~	1	0	X	X	1	Q_{n-1}
~	X	X	X	X	Q_1	Q_n

X = Don't care case

NC = No change

NC

LOGIC DIAGRAMS AND TRUTH TABLE


For MMC 4021

CL	Serial input	Parallel/serial control	P ₁₋₁	P _{1-n}	Q ₁ (internal)	Q _n
X	X	1	0	0	0	0
X	X	1	0	1	0	1
X	X	1	1	0	1	0
X	X	1	1	1	1	1
	0	0	X	X	0	Q _{n-1}
	1	0	X	X	1	Q _{n-1}
	X	0	X	X	Q ₁	Q _n


X = Don't care case

NC = No change

MMC 4014



MMC 4021



STATIC ELECTRICAL CHARACTERISTICS

(over recommended operating conditions)

PARAMETER			TEST CONDITIONS				VALUES						UNIT	
			V _I (V)	V _O (V)	I _{oI} (μ A)	V _{DD} (V)	T _{LOW} *		25°C			T _{HIGH} *		
							min.	max.	min.	typ	max.	min.		max.
I _L	Quiescent current	G, H types	0/5			5		5		0.04	5		150	μ A
			0/10			10		10		0.04	10		300	
			0/15			15		20		0.04	20		600	
			0/20			20		100		0.08	100		3000	
	E, F types	0/5			5		20		0.04	20		150		
		0/10			10		40		0.04	40		300		
V _{OH}	Output high voltage		0/5		< 1	5	4.95		4.95			4.95	V	
			0/10		< 1	10	9.95		9.95			9.95		
			0/15		< 1	15	14.95		14.95			14.95		
V _{OL}	Output low voltage		5/0		< 1	5		0.05			0.05	V		
			10/0		< 1	10		0.05			0.05			
			15/0		< 1	15		0.05			0.05			
V _{IH}	Input high voltage		0.5/4.5	< 1	5	3.5		3.5			3.5	V		
			1/9	< 1	10	7		7			7			
			1.5/13.5	< 1	15	11		11			11			
V _{IL}	Input low voltage		4.5/0.5	< 1	5		1.5			1.5	V			
			9/1	< 1	10		3			3				
			13.5/1.5	< 1	15		4			4				
I _{OH}	Output drive current	G, H types	0/5	2.5		5	-2		-1.6	-3.2		-1.15	mA	
			0/5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	6.8		-2.4		
		E, F types	0/5	2.5		5	-1.53		-1.36	-3.2		-1.1		
			0/5	4.6		5	-0.52		0.44	-1		-0.36		
I _{OL}	Output sink current	G, H types	0/5	0.4		5	0.64		0.51	1		0.36	mA	
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
E, F types	0/5	0.4		5	0.52		0.44	1		0.36				
	0/10	0.5		10	1.3		1.1	2.6		0.9				
	0/15	1.5		15	3.6		3.0	6.8		2.4				
I _{IH} , I _{IL}	Input leakage current	G, H types	0/18	Any input		18		± 0.1		$\pm 10^{-5}$	± 0.1		± 1	μ A
		E, F types	0/15			15		± 0.3		$\pm 10^{-5}$	± 0.3		± 1	
C _I	Input capacitance			Any input					5	7.5			pF	

* T_{LOW} = -55°C for G, H devices; -40°C for E, F devices.* T_{HIGH} = +125°C for G, H devices; +85°C for E, F devices.

The Noise Margin for both "1" and "0" level is:

1 V min. with V_{DD} = 5 V2 V min. with V_{DD} = 10 V2.5 V min. with V_{DD} = 15 V

DYNAMIC ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ kohm}$, typical temperature coefficient for all $V_{DD} = 0.3\%/^\circ\text{C}$ values, all input rise and fall times = 20 ns)

PARAMETER	TEST CONDITIONS	VALUES			UNIT	
		V_{DD} (V)	min.	typ.		max.
Clocked operation						
t_{PLH} , Propagation delay time t_{PHL}		5		160	320	ns
		10		80	160	
		15		60	120	
t_{THL} , Transition time t_{TLH}		5		100	200	ns
		10		50	100	
		15		40	80	
f_{CL}^* Maximum clock input frequency		5	3	6		MHz
		10	6	12		
		15	8.5	17		
t_W Clock pulse width		5	180	90		ns
		10	80	40		
		15	50	25		
t_r, t_f Clock input rise or fall time		5			15	μs
		10			15	
		15			15	
t_{setup} Setup time, serial input (ref. to CU)		5	120	60		ns
		10	80	40		
		15	60	30		
t_{setup} Setup time, parallel inputs (4014) (ref. to CU)		5	80	40		ns
		10	50	25		
		15	40	20		
t_{setup} Setup time, parallel inputs (4021)		5	50	25		ns
		10	30	15		
		15	20	10		
t_{setup} Setup time, parallel/serial control (4014) (ref. to CU)		5	180	90		ns
		10	80	40		
		15	60	30		
t_{hold} Hold time, serial in, parallel in, parallel/serial control		5	0			ns
		10	0			
		15	0			
t_{WH} P/S Pulse width (4021)		5	160	80		ns
		10	80	40		
		15	50	25		
t_{rem} P/S Removal, time (4021) (ref. to CU)		5	280	140		ns
		10	140	70		
		15	100	50		

* If more than one unit is cascaded t_r, t_f should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.