Introduction

Overview

The eight megabit Synchronous Graphics RAM (SGRAM) is a single port, application specific memory device designed for graphics applications. It is organized as 128K words per bank x 32 bits per word x 2 banks. Internally, the SGRAM is organized as two separate banks, each comprising 512 rows x 256 columns x 32 bits per data word. To refresh the SGRAM, the 512 rows of each bank, 1024 rows in total, must be accessed within every 16 millisecond refresh interval. The synchronous interface of the SGRAM is similar to that of Synchronous DRAMs (SDRAMs) and is designed to achieve very high data rates. For a wide range of workstation and personal computer applications, the single 32 bit data port delivers sufficient bandwidth to refresh a video display while concurrently allowing rapid updates of the frame buffer by a graphics controller device.

Features
- Fully synchronous up to 100MHz. All signals referenced to a positive clock edge.
- JEDEC standard 3.3 V power supply.
- LVTTL compatible with multiplexed address.
- Dual Banks for continuous high speed data streams.
- MRS cycle with address key programs.
  - Programmable CAS Latency (1, 2, 3)
  - Programmable Burst Length (1, 2, 4, 8 & Full Page)
  - Programmable Burst Type (Sequential & Interleave)
- Programmable three stage pipeline delivers best tradeoff between peak data rate and read latency.
- Byte control by DQMi.
- Automatic Precharge including block write simplifies control.
- 2 variation of refresh : Auto & Self Refresh.
- 16ms Refresh period (1024cycle).
- High density package : 100 pin, 20mm x14mm Plastic Quad Flat Pack .
- Graphics Features
  - SMRS cycle : Load mask register, Load color register.
  - Persistent Write Per Bit (WPB) operation allows individual write control to each I/O.
 - Block Write (8 column) function with column address mask.

ORDERING INFORMATION

Part No.	Max. Frequency	Package
HY588321QF-10	100MHz	20 x 14mm^2 100pin PQFP
HY588321QF-12	83MHz	20 x 14mm^2 100pin PQFP
HY588321QF-15	66MHz	20 x 14mm^2 100pin PQFP

Top pins (left to right):
V D S D D V D N N N N N N N N N N N S D D V D V Q Q S Q
Q S Q Q D N C C C C C C C C C C C S 3 3 S 2
2 Q 1 0 D C C C C C C C C C C C S 1 0 Q 9

```
        1 9 9 9 9 9 9 9 9 9 9 8 8 8 8 8 8 8 8 8 8
        0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1
DQ3     1                                      80  DQ28
VDDQ    2                                      79  VDDQ
DQ4     3                                      78  DQ27
DQ5     4                                      77  DQ26
VSSQ    5                                      76  VSSQ
DQ6     6                                      75  DQ25
DQ7     7                                      74  DQ24
VDDQ    8                                      73  VDDQ
DQ16    9                                      72  DQ15
DQ17    10                                     71  DQ14
VSSQ    11                                     70  VSSQ
DQ18    12                                     69  DQ13
DQ19    13          20mm x 14mm                68  DQ12
VDDQ    14             PQFP                     67  VDDQ
VDD     15         0.65mm Pitch                66  VSS
VSS     16                                     65  VDD
DQ20    17                                     64  DQ11
DQ21    18                                     63  DQ10
VSSQ    19                                     62  VSSQ
DQ22    20                                     61  DQ9
DQ23    21                                     60  DQ8
VDDQ    22                                     59  VDDQ
DQM0    23                                     58  NC*/VREF
DQM2    24                                     57  DQM3
/WE     25                                     56  DQM1
/CAS    26                                     55  CLK
/RAS    27                                     54  CKE
/CS     28                                     53  DSF
BS/A9   29                                     52  NC
NC*/VREF 30                                    51  A8/AP
        3 3 3 3 3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 5
        1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0
```

Bottom pins:
A A A A V N N N N N N N N N N V A A A A
0 1 2 3 D C C C C C C C C C C S 4 5 6 7
      D   S

(not drawn to scale)

pin	Description	Pin	Description
A7 - A0	Row and Column Address	WE	Write Enable
A8/AP	Row Address / Auto Precharge Flag	DQM3 - DQM0	Data Byte Mask Enable
BS/A9	Bank Select & Column Address	DSF	Special Function Select
DQ31 - DQ0	Input / Output and Write Per Bit Mask	VDD	Supply Voltage, 3.3V
CLK	System Clock	VDDQ	Supply Voltage, Q Output, 3.3V
CKE	Clock Enable	VSS	Ground
CS	Chip Select	VSSQ	Ground, Q Outputs
RAS	Row Address Strobe	NC	No Connect
CAS	Column Address Strobe	*VREF	Input Reference Voltage (HSTL, LVCTT interface)

Figure 1. Pin Diagram and Nomenclature.

Note: *Future Version.

Terms and Conventions

IOi, DQi, planei : The individual I/Os comprising the 32 bit DRAM port. DQi may also be used to refer to the specific package pin corresponding to I/Oi (planei).

byte 0 refers to data stored in or accessed from DQ7-DQ0 controlled by DQM0.
byte 1 refers to data stored in or accessed from DQ15-DQ8 controlled by DQM1.
byte 2 refers to data stored in or accessed from DQ23-DQ16 controlled by DQM2.
byte 3 refers to data stored in or accessed from DQ31-DQ24 controlled by DQM3.

write mask, or write mask register: A register comprising 32 bits, each bit controlling a write operation to one of the 32 planes. In write per bit mode, write mask bit i enables or disables a write operation to IOi (planei). The write mask is thus a write control register.

signal(CLK): The state of signal when CLK goes high.

address mask, column mask, or column address mask: The mask formed by DQ0-DQ7 for byte 0, DQ8-DQ15 for byte 1, DQ16-DQ23 for byte 2, and DQ24-DQ31 for byte 3 which replaces the column address bits A0-A3 during Block Write operations. The address mask contains only address information.

A signal is said to be **asserted** when it is in its active state, regardless if the signal is active high or active low. A signal is said to be **negated** if it is in its inactive state, regardless if the signal is active high or active low.

long word: the 32 bits of data, DQ0-DQ31 corresponding to a single memory address.

don't care state: designates that a signal can be in either the logic low state ($\leq$ a specified minimum voltage) or in the logic high state($\geq$ a specified maximum voltage).

4675088 0005299 399

PIN DESCRIPTION

| PIN NAME	TYPE	FUNCTION
CLK	INPUT	CLK is driven by the system clock. All SGRAM inputs are sampled on the positive edge of CLK. CLK also controls the output registers.
CKE	INPUT	CKE determines validity of the next CLK. If CKE is high, the next CLK rising edge is valid, otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not asserted and the HY588321 suspends operation. When the SGRAM is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low. In Self refresh mode, low level on this pins also used as part of the input command to specify Self refresh.
$\overline{CS}$	INPUT	$\overline{CS}$ low starts the command input cycle. When $\overline{CS}$ is high, commands are ignored but operation continue.
$\overline{RAS}$, $\overline{CAS}$ $\overline{WE}$	INPUT	$\overline{CAS}$, $\overline{RAS}$ and $\overline{WE}$ define the command being entered.
DSF	INPUT	DSF is part of the graphic command of the SGRAM. If DSF is inactive, the SGRAM operates as same as SDRAM.
A0 - A8	INPUT	Row address is determined by A0 - A8 at the CLK rising edge in the activate command cycle. Column address is determined by A0 - A7 at the CLK rising edge at the read or write command cycle. A8 defines the precharge mode. When A8 is high in the precharge command cycle, both banks are precharged; when A8 is low, only the bank selected by A9 is precharged. When A8 high in read or write command cycle, the precharge start automatically after the burst access.
BS/A9	INPUT	A9 is the bank select signal(BS). In command cycle, A9 low selects bank 0 and A9 high selects bank1.
DQM0 - DQM3	INPUT	DQM controls I/O buffers. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, DQM3 controls DQ24 to DQ31. In read mode, DQM controls the output buffers like conventional $\overline{OE}$ pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.
DQ0 - DQ31	INPUT/ OUTPUT	Data I/O; Data bus. The I/Os are byte-maskable during read's and write's. The DQs also serve as column/byte mask inputs during block write's.
VccQ VssQ Vcc Vss	SUPPLY	DQ Power: Provide isolated power to DQs for improved noise immunity. DQ Ground: Provide isolated ground to DQs for improved noise immunity. Power Supply: 3.3V ± 0.3V Ground

■ 4675088 0005300 930 ■

Figure 2. Simplified Block Diagram

Figure 2-1. Top level block diagram of the 8M SGRAM

SRA:Special Register Access
LCR:Load Color Register
WPB:Write Per Bit
LMR:Load Mask Register
SMR:Store Mask Register

1SC01-01-NOV96

Description of Functional Units

The block diagram shown in Figure 2-1 should be referenced for discussions of the major functional blocks.

Input Block

All input to the SGRAM are registered at the positive edge of the system clock CLK. Two separate internal clock systems exist, one gated by the clock enable signal CKE and the other ungated. The gated clock system controls the various internal blocks, including RAM bank access, the state machine, and the read/write paths. The ungated clock is used to strobe the CKE input master slave DQ flip flop so that the gated internal clock can be internally disabled and re-enabled. The latched address, data, and control inputs are input to the state machine and command decode to select and control a cycle to be executed.

Command Decode and State Machine

The Command Decode consists of state registers and an instruction decoder. The Command Decode combines with the registered input block to form the state machine of the SGRAM. The state machine accepts new control inputs from the input block on each cycle to selectively change the state of the state machine and issue a new command to the SGRAM according to Tables 2 and 3.

Programmable Pipeline

To optimize performance for a wide variety of applications, the SGRAM has a programmable pipeline which adjusts the number of stages, and thus the access latency of data read from DRAM. The SGRAM can be programmed via a Mode Register Access to one, two, or three cycles of latency relative to CLK. Figure 8 shows how the three possible latencies for read and write operation are programmed via the mode register. Higher latency allows faster clock cycles to be used, which for relatively long data bursts results in substantial bandwidth improvements.

Mode Register

The mode register is a ten bit register used to program the $\overline{CAS}$ latency for burst read operations and the burst length for read and write bursts. The mode register is loaded using the address pins, A8/PC-A0 plus the bank select input BS during Mode Register Access operations. See Table 2 for details on invoking a Mode Register access. The mode register is shown in Figure 8.

Write Mask Register

The write mask register is a 32 bit register used to control the internal write enables to each IO, or plane, in RAM. The write mask register is loaded during a Special Register "Load write Mask Register" (LMR). Once a Load Mask Register cycle is executed, the SGRAM goes into "persistent" write per bit mode, and will use the contents of the write mask on every write per bit write cycle thereafter until another LMR cycle is executed.

Color Register

The color register is a 32 bit register used as an alternate data source during block write operations. The register is loaded from the DQi inputs during Special Register "Load Color Register" (LCR) cycles and is used as data during block write cycles. Once loaded, the color register cannot be altered except by another LCR cycle.

Refresh Counter

The Refresh Counter is a 10-bit counter used for auto refresh and self refresh operations. During refresh cycles, the refresh counter is input to the row decoder instead of the outputs of the row address buffers. The refresh counter increments after each refresh cycle, cycling through all 512 rows

■ 4675088 0005303 64T ■

of each bank, or 1024 rows in total. Refresh is performed in a ping pong manner between DRAM banks. That is, refresh cycle will alternate between bank 0 and bank 1 on successive refresh cycles.

Column Address Mask

During block write cycles, A8-A3 select a group of eight contiguous columns for write operation using the color register as the data source. The column mask is loaded from the DQ inputs at write time and is used to enable any arbitrary subset of these eight columns in RAM to be written using the contents of the color register. Separate 8-bit mask are loaded on DQ7-0, DQ15-8, DQ23-16, and DQ31-24, meaning that the subset of columns written to memory can be different for each byte. The column mask can be changed during each $\overline{CAS}$ cycle.

Timing

The timing block contains the various clock and control signals used to perform the various functions of the SGRAM. These signals are generally referenced to the input CLK signal and control addressing, sensing, and the read and write datapaths within the SGRAM

ABSOLUTE MAXIMUM RATINGS[1]

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD, VDDQ pins relative to ground	VDD, VDDQ	-1.0 to 4.6	V
Voltage on any pin relative to ground	Vin, Vout	-1.0 to 4.6	V
Short circuit output current	Ios	50	mA
Power Dissipation	PD	1.1	W
Storage temperature (plastic package)	TSTG	-55 to 125	°C

Note : 1. Stresses greater than those listed above may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDD, VDDQ	Supply voltage	3.0	3.3	3.6	V
VIH	High-level input voltage	2.0	3.0	VDD+0.3	V
VIL	Low-level input voltage	- 0.3	0	0.8	V
TA	Operating free air ambient temperature	0		70	°C
CL	External load capacitance on DQ			30	pF

Note : 1. Undershoot is Vss-1.5V and Overshoot is Vss+1.5V at pulsewidth 10ns or less

PIN CAPACITANCE VALUES

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
CIC	Input capacitance: CLK, CKE, $\overline{RAS}$, $\overline{CAS}$, $\overline{CS}$, $\overline{WE}$,DSF, DQM	2		6	pF
CIA	Input capacitance: BS/A9, A8/AP, A7 - A0	2		6	pF
CI/O	Input/Output capacitance: DQ	2		7	pF

DECOUPLING CAPACITANCE GUIDE LINE
Recommended decoupling capacitance added to power line at board.

PARAMETER	SYMBOL	VALUE	UNIT
Decoupling Capacitance between VDD and Vss	CDC1	0.1+0.01	μF
Decoupling Capacitance between VDDQ and VssQ	CDC2	0.1+0.01	μF

Notes : 1. VDD an VDDQ pins are separated each other.
All VDD pins are connected in chip. All VDDQ pins are connected in chip.
2. Vss and VssQ pins are separated each other.
All Vss pins are connected in chip. All VssQ pins are connected in chip.

■ 4675088 0005305 412 ■

OPERATING CURRENTS

(TA=0°C to 70°C, V DD=3.3V±10%, Vss=0V, unless otherwise noted)

SYMBOL	PARAMETER/CONDITION		SPEED			UNIT	NOTE
			-10	-12	-15		
IDD1	RAS Operating Current per bank No CAS activity $t_{RC} \geq t_{RC}$(min), IOL=0mA		185	160	140	mA	1,2
IDD2PDS	Precharge Stand-By Current in Power-down mode CKE≤VIL(max), tCK=15ns		3	3	3	mA	
IDD2PS	Precharge Stand-By Current in Power-down mode CKE≤VIL(max), CLK≤VIL(max), tCK=∞		3	3	3	mA	
IDD2NP	Precharge Stand-By Current in Non Power-down mode CKE≥VIH(min), tCK=15ns, CS≥VIH(min) Input signals are changed one time during 30ns		45	45	45	mA	
IDD2NS	Precharge Stand-By Current in Non Power-down mode CKE≥VIH(min), CLK≤VIL(max),tCK=∞ Input signals are stable		20	20	20	mA	
IDD3PD	Active Stand-By Current in Power-down mode CKE≤VIL(max), tCK=15ns		3	3	3	mA	
IDD3PS	Active Stand-By Current in Power-down mode CKE≤VIL(max), CLK≤VIL(max), tCK=∞		3	3	3	mA	3
IDD3NPS	Active Stand-By Current in Non Power-down mode CKE≥VIH(min), tCK=15ns, CS≥VIH(min) Input signals are changed one time during 30ns		50	50	50	mA	3
IDD3NS	Active Stand-By Current in Non Power-down mode CKE≥VIH(min), CLK≤VIL(max),tCK=∞ Input signals are stable		25	25	25	mA	3
IDD4	Burst Mode Operating Current	3	280	260	230	mA	2,4,5
	IOL=0mA CAS Latency	2	260	220	180		
	All bank activated tCCD=tCCD(min)	1	190	160	130		
IDD5	Auto-Refresh Current, $t_{RC} \geq t_{RC}$(min)		185	160	140	mA	
IDD6	Self-Refresh Current, CKE≤0.2V		2	2	2	mA	
IDD7	Block Write Operating Current $t_{CK} \geq t_{CK}$(min), IOL=0mA, tBWC(min)		220	200	190	mA	6

Notes: 1. 'No CAS activity' means that the operating cycle activates row circuits only while it does not command any read or write cycle, what could be called, CAS activity.
2. Measured with outputs open.
3. Assuming that one bank is active.
4. Assumes minimum column address update cycle tCCD(min).
5. Specified values are obtained with the timing that a burst cycle is completed upto its resisted burst length without any interrupt cycle. Interrupted burst cycle may consume more power.
6. Assumes minimum column address update cycle tBWC(min).

■ 4675088 0005306 359 ■

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
V_{OH}	High - level output voltage	I_{OH} = -2 mA	2.4		V
V_{OL}	Low - level output voltage	I_{OL} = 2 mA		0.4	V
I_{LI}	Input leakage current	$0 \leq Vin \leq 4.0V$ All other pins at ground	-10	+10	μA
I_{LO}	Output leakage current	$0 \leq Vout \leq V_{DD}$, DQ disabled	-10	+10	μA

AC OPERATING TEST CONDITIONS

PARAMETER	VALUE
AC input levels	V_{IH}/V_{IL}=2.4V/0.4V
Input timing measurement reference level	1.4V
Input rise and fall time	tr/tf=1ns/1ns
Output measurement reference level	1.4V
Output load condition	See figure (b)

$V_{OH}(DC)=2.4V$ I_O= -2mA
$V_{OL}(DC)=0.4V$ I_O= 2mA

(a) Output load circuit for DC measurements   **(b) Output load circuit for AC measurements**

AC CHARACTERISTICS
TIMING PARAMETERS AND DIAGRAMS

SYNCHRONOUS TIMING PARAMETERS (C$_{LOAD}$ = 30pF)										
PARAMETER		**SYMBOL**	**-10**		**-12**		**-15**		**UNIT**	**NOTE**
			min.	max.	min.	max.	min.	max.		
Clock cycle time	CAS latency=3	tCK3	10	-	12	-	15	-	ns	
	CAS latency=2	tCK2	15	-	18	-	22.5	-	ns	1
	CAS latency=1	tCK1	30	-	36	-	45	-	ns	
Access time from CLK	CAS latency=3	tAC3	-	9	-	11	-	13	ns	
	CAS latency=2	tAC2	-	13	-	16	-	17	ns	1,2
	CAS latency=1	tAC1	-	28	-	32	-	36	ns	
CLK pulsewidth high		tCHW	3.5	-	4	-	4.5	-	ns	3
CLK pulsewidth low		tCLW	3.5	-	4	-	4.5	-	ns	3
Data-out hold time		tOH	3	-	3	-	3	-	ns	2
Data-out low impedance time		tLZ	3	-	3	-	3	-	ns	2
Data-out high impedance time	CAS latency=3	tHZ	-	9	-	10	-	11	ns	
	CAS latency=2		-	11	-	12	-	13	ns	-
	CAS latency=1		-	16	-	17	-	18	ns	
Set-up time to CLK	Data — tDS	tSU	3	-	3.5	-	4	-	ns	3
	Address — tAS									
	Command — tCS									
Set-up time to CLK, CKE at Power Down Exit		tSUCKP	3	-	3	-	3	-	ns	4
Hold time to CLK	Data — tDH	tH	1	-	1.5	-	2	-	ns	3
	Address — tAH									
	Command — tCH									
Self-refresh Exit time		tSRE	10	-	10	-	10	-	ns	-

Notes: 1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2 - 0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered.
I.e.,[(tr+tf)/2 - 1]ns should be added to the parameter.
4. A time of tSUCKP has to elapse after asserting CKE to resume normal operation when exiting power down mode.

■ 4675088 0005308 121 ■

·ЯYUNDAI

OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)

PARAMETER	SYMBOL	-10	-12	-15	UNIT	NOTE
Row active to Row active delay	tRRD(min)	20	24	30	ns	1
/RAS to /CAS delay	tRCD(min)	30	36	45	ns	1
Row precharge time	tRP(min)	30	36	45	ns	1
Row active time	tRAS(min)	70	72	90	ns	1
	tRAS(max)		200		µs	-
Row cycle time	tRC(min)	100	108	135	ns	1
Last data in new col. Address delay	tCDL(min)		1		CLK	2
Last data in to Row precharge	tRWL(min)		1		CLK	2
Last data in to burst stop	tBDL(min)		0		CLK	2
Col. Address to col. Address delay	tCCD(min)		1		CLK	3
Block write cycle time	tBWC(min)	20	24	30	ns	1,4
Number of valid output data	CAS latency=3		2		-	5
	CAS latency=2		1			
	CAS latency=1		0			

Notes: 1. The minimum number of clock is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every column address change except block write cycle.
4. This parameter means minimum /CAS to /CAS delay at block write cycle only.
5. In case of Row precharge interrupt, Auto precharge and Read burst stop.

4675088 0005309 068

•HYUNDAI

Table 1. Relationship Between Frequency and Minimum Latency

Parameter	Symbol CL	-10			-12			-15			Notes
	tCK	**3** 10	**2** 15	**1** 30	**3** 12	**2** 18	**1** 36	**3** 15	**2** 22.5	**1** 45	
Read command to output valid data	tCAS	3	2	1	3	2	1	3	2	1	
Active command to column command (same bank)	tRCD	3	2	1	3	2	1	3	2	1	
Active command to active command (same bank)	tRC	9	6	3	9	6	3	9	6	3	=(tRAS+tRP)
Active command to precharge command (same bank)	tRAS	6	4	2	6	4	2	6	4	2	
Precharge command to active command (same bank)	tRP	3	2	1	3	2	1	3	2	1	
Last data in to precharge command (same bank)	tRWL	1	1	1	1	1	1	1	1	1	
Block write to precharge command	tBWL	2	2	2	2	2	2	2	2	2	=(tRWL+1)
Active command to active command (different bank)	tRRD	2	2	1	2	2	1	2	2	1	
Last data in to active command(Auto precharge, same bank)	tAPW	4	3	2	4	3	2	4	3	2	=(tRWL+tRP)
Block write to active command(Auto precharge, same bank)	tAPBW	5	4	3	5	4	3	5	4	3	=(tBWL+tRP)
Self refresh exit to command input	tSREX	9	6	3	9	6	3	9	6	3	=tRC
Precharge command to high impedance	tHZP	3	2	1	3	2	1	3	2	1	
Last data out to active command	tAPR	1	1	1	1	1	1	1	1	1	=(tEP+tRP)
Last data out to precharge	tEP	-2	-1	0	-2	-1	0	-2	-1	0	
Column command to column command	tCCD	1	1	1	1	1	1	1	1	1	
Write command to data in latency	tWCD	0	0	0	0	0	0	0	0	0	
Block write cycle time	tBWC	2	2	1	2	2	1	2	2	1	
Special mode register set to block write	tSBW	1	1	1	1	1	1	1	1	1	
DQM to data in	tDID	0	0	0	0	0	0	0	0	0	
DQM to data out	tDOD	2	2	2	2	2	2	2	2	2	
CKE to CLK disable	tCLE	1	1	1	1	1	1	1	1	1	
Burst stop to output valid data hold	tBSR	2	1	0	2	1	0	2	1	0	
Burst stop to output high impedance	tBSH	3	2	1	3	2	1	3	2	1	
Burst stop to write data ignore	tBSW	0	0	0	0	0	0	0	0	0	
MRS to active command	tRSA	1	1	1	1	1	1	1	1	1	
SMRS to active command	tSSA	1	1	1	1	1	1	1	1	1	
Active command to SMRS	tASS	3	2	1	3	2	1	3	2	1	
MRS to data in latency	tMSD	0	0	0	0	0	0	0	0	0	
SMRS to data in latency	tSSD	0	0	0	0	0	0	0	0	0	
Register set to register set	tRR	1	1	1	1	1	1	1	1	1	

4675088 0005310 88T

1SC01-01-NOV96

Table 2. State and Function Truth Table for Selected Bank [1]

Current state of Selected Bank	CLK ↑										Action to selected bank (Unless otherwise noted)
	CS	RAS	CAS	WE	DSF	BS	A8	A7-A0	DQMi	DQi	
Idle	L	L	L	L	L	opcode			X	X	Mode Register set
	L	L	L	L	H	X	X	op code	X	X	Special Register set
	L	H	H	H	X	X	X	X	X	X	
	H	X	X	X	X	X	X	X	X	X	NOP
	L	L	H	L	L	BA	RA	X	X		
	L	L	H	H	L	BA	RA	RA	X		Activate Row, Bank Deselect WPB Mask
	L	L	H	H	H	BA	RA	RA	X		Activate Row, Bank Select WPB Mask
Row Active	L	L	L	L	H	X	X	op code	X	X	Special Register Set
	L	H	H	H	X	X	X	X	X	X	NOP
	H	X	X	X	X	X	X	X	X	X	
	L	L	H	L	L	BA	L	X	X	X	Precharge selected Bank
	L	L	H	L	L	X	H	X	X	X	Precharge Both Banks
	L	H	L	L	L	BA	L	CA	byte enable	data in	Begin Write
	L	H	L	L	H	BA	L	CA	byte enable	addr mask	Begin Block Write
	L	H	L	L	L	BA	H	CA	byte enable	data in	Begin Write, Auto Precharge
	L	H	L	L	H	BA	H	CA	byte enable	data in	Begin Block Write, Auto Precharge
	L	H	L	H	L	BA	L	CA	byte enable	data out	Begin Read
	L	H	L	H	L	BA	H	CA	byte enable	data out	Begin Read, Auto Precharge
Read	L	H	H	H	X	X	X	X	X	data out	NOP, continue burst to
	H	X	X	X	X	X	X	X	X	data out	end ⟶ Row Active
	L	L	H	L	L	BA	L	X	X	data out	Term Burst, Precharge selected Bank
	L	H	L	L	L	X	H	X	X	data out	Term Burst, Precharge Both Banks
	L	H	L	L	L	BA	L	CA	X	data out	Term Burst, Begin Write[2]
	L	H	L	L	L	BA	H	CA	X	data out	Term Burst, Begin Write, Auto Precharge[2]
	L	H	L	L	H	BA	L	CA	X	data out	Term Burst, Begin Block Write[2]
	L	H	L	L	H	BA	H	CA	X	data out	Term Burst, Begin Block Write, Auto Precharge[2]
	L	H	L	H	L	BA	L	CA	X	data out	Term Burst, Begin New Read
	L	H	L	H	L	BA	H	CA	X	data out	Term Burst, Begin New Read, Auto Precharge
	L	H	H	L	L	X	X	X	X	data out	Term Burst ⟶ Row Active

Table 2. State and Function Truth Table for Selected Bank [1](Continued)

Current state of Selected Bank	CLK										Action to selected bank (Unless otherwise noted)
	CS	RAS	CAS	WE	DSF	BS	A8	A7-A0	DQMi	DQi	
Write	L	H	H	H	X	X	X	X	X	data in	NOP, continue burst
	H	X	X	X	X	X	X	X	X	data in	to end ⟶ Row Active
	L	L	H	L	L	BA	L	X	X	X	Term Burst, Precharge Selected Bank
	L	L	H	L	L	X	H	X	X	X	Term Burst, Precharge Both Banks
	L	H	L	L	L	BA	L	CA	X	X	Term Burst, Begin New Write
	L	H	L	L	L	BA	H	CA	X	X	Term Burst, Begin New Write, Auto Precharge
	L	H	L	L	H	BA	L	CA	X	X	Term Burst, Begin New Block Write
	L	H	L	L	H	BA	H	CA	X	X	Term Burst, Begin New Block Write, Auto Precharge
	L	H	L	H	L	BA	L	CA	X	X	Term Burst, Begin New Read
	L	H	L	H	L	BA	H	CA	X	X	Term Burst, Begin New Read, Auto Precharge
	L	H	H	L	L	X	X	X	X	X	Term Burst ⟶ Row Active
Read, Auto Prchg	L	H	H	H	X	X	X	X	X	data out	NOP, continue burst to
	H	X	X	X	X	X	X	X	X	data out	end ⟶ Precharge[3]
Write,Blk Write, Auto Prchg	L	H	H	H	X	X	X	X	X	data in	NOP, continue burst to
	H	X	X	X	X	X	X	X	X	data in	end ⟶ Precharge[3]
Precharging	L	L	H	L	X	BA	L	X	X	X	NOP ⟶ Idle after tRP
	L	H	H	H	X	X	X	X	X	X	NOP ⟶ Idle after tRP
	H	X	X	X	X	X	X	X	X	X	
Row Activating	H	X	X	X	X	X	X	X	X	X	NOP ⟶ Row Active
	L	H	H	H	X	X	X	X	X	X	after tRCD[4]
Mode Reg. Accessing	L	H	H	H	X	X	X	X	X	X	NOP
	H	X	X	X	X	X	X	X	X	X	
Special Mode Reg. Accessing	L	H	H	H	X	X	X	X	X	X	NOP
	H	X	X	X	X	X	X	X	X	X	

Notes: 1. Assumes CKE high on the previous clock cycles.
2. Read burst must terminate one cycle before the start of a write sequence. This can be accomplished in one of two ways. First, if the last bit of the burst is output two cycles before the start of the write sequence, the burst will terminate and the output will tristate during the cycle before the write command is issued. Second, the burst can be terminated by bringing DQMi high and issuing a terminate burst command two cycles before the write command. This will also guarantee that the output will tristate and the read pipeline will be flushed during the cycle before the write command is issued.
3. Within a Read or Write burst sequence with Auto Precharge selected, no Read or Write commands are allowed to the opposite bank. However, a read or write burst (with or without auto precharge selected) can be invoked in the opposite bank on the clock cycle corresponding to the last address of the burst in progress in the current bank.
4. tRCD specifies the minimum period beginning from the start of a row activate command and the start of a read burst, write burst, or block write command in the same bank. Only NOP commands are allowed during this period to the selected bank. After the tRCD minimum period has expired, but before the minimum row activation period tRAS has expired, no precharge or burst terminate commands can be invoked on that bank. This is analogous to the minimum tRAS period found in previous generation asynchronous DRAMs.

■ 4675088 0005312 652 ■

Table 3. State and Function Truth Table, Operation involving Both Banks

Current state	CKE prev	CKE curr	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	A9	A8	A7-A0	DQMi	DQi	Action
Power Down	L	L	X	X	X	X	X	X	X	X	X	X	Maintain Power Down
	L	H	L	H	H	H	X	X	X	X	X	X	Exit Power
	L	H	H	X	X	X	X	X	X	X	X	X	Down $\longrightarrow$ BBI
Self Refresh[1]	L	L	X	X	X	X	X	X	X	X	X	X	Maintain Self Refresh
	L	H	L	H	H	H	X	X	X	X	X	X	Exit Self
	L	H	H	X	X	X	X	X	X	X	X	X	Refresh $\longrightarrow$ BBI
Both Banks Idle(BBI)	H	L	L	H	H	H	X	X	X	X	X	X	Enter Power Down
	H	L	H	X	X	X	X	X	X	X	X	X	Enter Power Down
	H	L	L	L	L	H	X	X	X	X	X	X	Enter Self Refresh
	H	H	L	H	H	H	X	X	X	X	X	X	NOP
	H	H	H	X	X	X	X	X	X	X	X	X	NOP
	H	H	L	L	L	L	L	op code			X	X	Mode Reg. Access
	H	H	L	L	L	L	H	X	X	op code	X	X	Special Register Access
	H	H	L	L	L	H	L	X	X	X	X	X	Auto Refresh
CLK Suspend	L	L	X	X	X	X	X	X	X	X	X	X	Maintain CLK Suspend
	L	H	X	X	X	X	X	X	X	X	X	X	Exit CLK Suspend
Auto refresh-ing	H	H	L	H	H	H	X	X	X	X	X	X	NOP $\longrightarrow$ Both Banks Idle after t_{RC}
	H	H	H	X	X	X	X	X	X	X	X	X	
Any state other than above	H	L	Any valid command for specified state										Enter CLK Suspend[2]
	H	H											See Table2

Notes: 1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high.

2. The valid command specified during the Enter CLK Suspend cycle will be executed, and the next clock cycle will be ignored as well all subsequent clock cycles until CLK Suspend is exited.

Summary of Functions and Function Invocation

Figure 3. General Cycle Invocation Scheme for SGRAM

General Cycle Select

The available functions of the SGRAM are selected according to the values of the various control inputs at each rising edge of CLK and the internal state of the SGRAM at that time. Figure 3 shows how each control input must be valid with an adequate set up and hold time relative to the rising edge of CLK to perform the desired command. Tables 2 and 3 show the complete state table and command set for the SGRAM.

General State Transition and Command Sequence for One Bank

With few exceptions, the two banks of the SGRAM operate autonomously according to which bank is selected by the BS/A9 signal for any given cycle type. Figure 4 shows a simplified arrangement of the possible state transitions for each bank operating separately. Normally, a row of DRAM in one of the two banks is activated. While the bank is activating, only NOP cycles are allowed to that bank. After a certain time period, the bank enters its active state, designated by "Row Active". Once in the Row Active state, commands for executing Read, Read with Auto Precharge, Write (including block write and write per bit), and Write with Auto Precharge can be executed, which transition the bank to the appropriate state and allow read or write bursting to occur. Reads and Writes can be intermixed along the same row, or page address, however certain timing parameters and clock cycle latencies must be observed when switching between the read and write states. Read and Write operation to the selected bank(without Auto Precharge selected) can be terminated in one of four ways:

    1) By issuing a precharge command to the selected bank
      ⟶ Goes to Precharging state
    2) By issuing a burst terminate command
      ⟶ Goes to Row Active state
    3) By issuing a read or write command to the opposite bank
      ⟶ Current bank goes to Row Active state
    4) By reaching the end of the burst (burst length=1, 2, 4, or 8 only).
      ⟶ Goes to Row Active state

NOTE: If the burst length is set to full page, the burst will not terminate even after all addresses in the full page burst have been read or written. The burst can only be terminated by issuing one of commands 1-3 above.

Read and Write operation to the selected bank(with Auto Precharge selected) can be terminated only by reaching the end of the selected burst, after which that bank goes to the precharging state. Auto Precharge is not supported for burst length equal to full page.

Figure 4. Simplified state transition diagram for each bank.

After precharge of the selected bank is invoked, that bank enters the "Precharging" state for some specified period of time during which only NOP cycles can be executed to that bank. After the specified precharge interval is expired, the bank re-enters the Idle state. It is important to note that while either bank is transitioning from one state to another according to Figure 4, the opposite bank can be active. Due to the single read and write port of the SGRAM, the two banks cannot be reading or writing simultaneously. For example, if bank 0 is in the read state and bank 1 is in the row active state, a new read command given with bank 1 selected by BS/A9, will cause bank 1 to enter the read state and bank 0 to terminate its burst and enter the row active state. While a bank is in the row active, read, or write state, the clock signal can be suspended. This causes the external clock signal to be ignored and all cycles to be decoded as NOPs. Suspending the clock affects both banks, regardless of which ones are active.

■ 4675088 0005315 361 ■

Operation(cycle description, timing overview)

1.1 Mode Register Programming

Description of Register Functions

The SGRAM has an on chip mode register which is programmed by the user to select the read latency, burst length and burst type to be used during read / write operations to the DRAM.

To achieve very high data rates, the SGRAM is equipped with a read pipeline which can be programmed by the user to operate with one, two, or three cycles of clock latency. Read latency is defined as the number of the first positive clock edge following the initial read invocation cycle (which we arbitrarily define as clock 0) at which the first piece of data is guaranteed to be valid. Figure 5 illustrates read latencies of one, two, and three. The higher the latency, the higher the clock frequency the SGRAM can run at, and the higher the peak data rate.

Figure 5. Definition of Read Latency with Examples

Whenever a read (or write) command is invoked, the SGRAM initiates a read (or write) to the appropriate column address selected by A7-A0. This is defined as the beginning of the read (or write) burst. Subsequent clock cycles can be used to perform high speed reads (or writes) to column addresses adjacent to the column address supplied on A7-A0 when the read or write was invoked. The number of column addresses which can be read or written, including the original address supplied on A7-A0 is defined as the burst length. The SGRAM supports burst lengths of one, two, four, eight, and a full page of column addresses.

The SGRAM supports both sequential and interleave mode address bursting. In burst mode, read or write is done to the address selected by A7-A0 at the beginning of the burst. On successive burst cycles, the column address is internally incremented and a read (or write) is performed to the incremented address. The process can continue until a read(or write) to the most significant address in the burst has been executed. On the next burst cycle, the internal address will wrap to the least significant address of the burst and a read (or write) to that address will be executed. Successive burst cycles will cause the column address to internally increment and a read (or write) to the incremented address will occur until reads (or writes) to all addresses in the burst have been executed.

For all burst lengths, except full page, the burst have been read (or written). For full page mode, the burst must be explicitly terminated by a separate command. Table 4 show the sequence of burst addressing for burst lengths of two, four, eight, and full page.

Table 4. Address sequence for different burst lengths

Burst Length = 2

Starting column address A0(decimal)	Sequential	Interleave
0	0,1	Not support
1	1,0	Not support

Burst Length = 4

Starting column address A1 - A0(decimal)	Sequential	Interleave
0	0,1,2,3	0,1,2,3
1	1,2,3,0	1,0,3,2
2	2,3,0,1	2,3,0,1
3	3,0,1,2	3,2,1,0

Burst Length = 8

Starting column address A2 - A0(decimal)	Sequential	Interleave
0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
1	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
2	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
3	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
4	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
5	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
6	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
7	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Burst Length = full page

Starting column address A7 - A0(decimal)	Sequential
0	0,1,2,....,255
1	1,2,3,....,255,0
2	2,3,4,....,255,0,1
3	3,4,5,....,255,0,1,2
.	.
.	.
.	.
255	255,0,1,....,254

■ 4675088 0005317 134 ■

Loading the Mode Register

Figure 6 shows the general timing and control for loading the mode register per Table 2. Figure 8 shows the assignment of the op code bits to the mode register and how the mode register bits control latency and burst operation. The figure also shows the assignments for entering Hyundai vendor specific test functions(to be determined).

Figure 6. Timing of mode register access (Program latency and burst length)

1.2 Special Mode Operations (loading the color register, WPB mask)

To support write per bit and block write operations, the SGRAM has a write per bit mask register and a color register. Every Special Register Access allows one of these registers to be written with the contents of the DQ pins. The write per bit register and the color register are not byte writable. The DQM pins have no impact during Special Register Access operations. Write per bit operation is not available when loading the write per bit mask register or the color register. Special Register Access cycles are invoked as described in Table 2 and can only be invoked when both banks are in either the idle or row active state. Figure 7 shows the general timing and control for the Special Register Access cycle and illustrates how the opcode supplied on address bits A6 and A5 determine which of the two registers, the write mask register or the color register, gets loaded from the DQ pins. A6 and A5 are used to determined whether loading color data or mask data, other pins should be low, color data and mask data are loaded through DQ pins into the color register and the mask register repectively.

A6	A5	Action
0	0	NOP
0	1	Load Write Mask Reg
1	0	Load Color Reg
1	1	Illegal

Figure 7. Timing and control for special register access cycle

Mode Register Configuration

A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
OPCODE(RFU)	FUNC	X		LMODE		BT		BL	

A5	A4	CAS Latency
0	0	R
0	1	1
1	0	2
1	1	3

A3	Burst Type
0	Sequential
1	Interleave

A2	A1	A0	Burst Length	
			BT=0	BT=1
0	0	0	1	R
0	0	1	2	R
0	1	0	4	4
0	1	1	8	8
1	0	0	R	R
1	0	1	R	R
1	1	0	R	R
1	1	1	F.P.[1]	R

A7	Function(Test Mode)
0	Mode Reg. Set
1	Vendor Use Only

Note:
1. Sequential Burst Type Only
2. If both LC and LM are high, data of mask and color register
   will be unknown

Special Mode Register Configuration

A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	LC	LM	0	0	0	0	0

Load Mask	A5	Function
	0	Disable
	1	Enable[2]

Load Color	A6	Function
	0	Disable
	1	Enable[2]

Figure 8. Loading of the mode register and special mode register

2. Row activate

A single row in either bank of DRAM can be activated using a row activate command. A bank can be activated even when the opposite bank is active. A row activate command cannot be given to a bank if that bank is already active. Also, a row activate command cannot be given to either bank if the SGRAM is currently in the power down, self refresh, auto refresh(for the period specified by tRC), or clock suspend states. Once a row activate command has been issued to the bank selected by the bank address (supplied by BS/A9), the selected bank leaves its idle state and goes into its row activating state. Accordingly, the row address is latched and the appropriate row in the bank is selected. Data from that row of memory is sensed and latched by the bank's sense amplifiers, to be used for later read (or write) operations. Figure 9 shows a row activation cycle per Table 2 with and without write per bit selected. tRCD specifies the minimum period beginning from the start of a row activate command and the start of a read burst, write burst, or block write command in the same bank. Only NOP commands are allowed during this period to the selected bank. After the tRCD minimum period has expired, but before the minimum row activation period tRAS has expired, no precharge or burst terminate commands can be invoked on that bank. This is analogous to the minimum tRAS period found in previous generation asynchronous DRAMs.

Figure 9. Row activate command to idle bank

3. Read Operation with Programmable Pipeline

3.1 Normal Read Bursts (Auto Precharge deselected)

Figure 10 shows the basic timing and control for initiating a burst read operation without Auto Precharge selected. Output of data depends on the read latency and burst length selected (See Mode Register Access, for details.). The higher the latency, the higher the operating frequency the SGRAM can run at, and the higher the peak data rate. See Figures 26 through 28 for details. Figures 26 through 28 illustrate burst writes following burst reads on the same page. The examples assume a burst length of four but burst lengths of 1, 2, 4, 8, or full page can also be used. By issuing NOPs after the initial read command, the SGRAM will continue reading data starting from the starting column address to the end of the read burst. Data will be read to the DQ outputs(assuming the corresponding DQM signals remains enabled low) until the last address in the burst has been read out. On the next clock cycle (burst length=1, 2, 4, or 8), the DQ outputs will go to hi-z and the bank will re-enter the row active state. If burst length is set to full page, the active bank does not automatically return to the row active state, even after all addresses within the burst have been read or written. The internal column address will continue to increment modulo 256 and read operation will continue.

Figure 10. Burst read sequence, Auto Precharge Deselected

While in a read burst with Auto Precharge deselected, the user can issue the following command sequences.

1. Issue NOPs, continue reading data starting from the starting column address to the end of the read burst. Data will be read to the DQ outputs (assuming the corresponding DQM signals remains enabled low) until the last address in the burst, defined by the burst length and type, has been read out. On the next clock cycle, the DQ outputs will go to hi-z and the bank will re-enter the row active state.

2. Initiate another read command (with or without Auto Precharge selected) before the end of the burst and begin a new read burst starting from any column address. The burst in progress is terminated and the first address of the new burst is read to the output after a number of clock cycles defined by the CAS latency. See Figure 11 for details.

■ 4675088 0005322 5T1 ■

Figure 11. Timing of read initiation with read burst in progress

3. Initiate a new write burst or block write command before the end of the burst and begin a new write burst or block write starting from any column address. The burst in progress is terminated and the first address of the new write burst or block write is written. Figure 12 illustrates the timing and control for this sequence. The appropriate DQMi read/write byte enable signals must be asserted two clock cycles before the write command is issued (JEDEC specifies DQM latency is always two, regardless of the CAS latency). The DQ outputs are guaranteed to be in hi-z after a period tHZ from the beginning of the clock cycle following the clock cycle in which DQMi is asserted.

Figure 12. Timing of write initiation with read burst in progress

4. Issue a terminate burst command and return to the row active state. The timing and control for this sequence is shown in Figure 13 for the case where $\overline{CAS}$ latency is three and burst length is greater than two. Note that in this example the terminate burst command occurs on the third clock cycle after the initial read command. The terminate burst command causes the data associated with the burst counter address at the beginning of the burst terminate cycle (M2 in Figure 13) to be output to DQ after the number of clock cycles defined by the clock latency. On the next clock cycle, DQ goes to hi-z and the bank goes to the row active state.

Figure 13. Timing of burst terminate command with read burst in progress

Figure 13-1. Full page burst stop

Burst stop(BST) command is used to stop data output during a full-page burst read. This command sets the output buffer to high-Z and stops the full-page burst read. The timing, from command input to the last data, depends on $\overline{CAS}$ latency. BST command is legitimate only in case full page burst mode, and is illegal in case burst length 1,2,4 and 8.

CAS latency	BST to valid data	BST to high impedance
1	0	1
2	1	2
3	2	3

5. Issue a precharge command (for the selected bank or for both banks), depending on the logic level of A8/PC terminate the burst, and return to the idle state after the precharge interval tRP. Like the terminate burst command, the last data read out is that associated with burst address during the precharge command cycle. The major difference between a precharge command and a burst terminate command is that the burst terminate command returns the bank to its row active state while the precharge command returns the bank to its idle state after the designated precharge interval. The timing and control for the precharge cycle is shown in Figure 14 for the case where $\overline{CAS}$ latency is two and burst length is greater than two.

Figure 14. Timing of precharge command with read burst in progress

6. Suspend the clock. Suspending the clock can be done in accordance with the Table 3. While in the clock suspended state, the state of both banks will remain unchanged.

3.2 Read Burst with Auto Precharge Selected

Read with Auto Precharge can be selected with burst length set to 1, 2, 4, or 8 and is similar to normal read (Auto Precharge deselected) operation except that the read burst cannot be terminated by issuing another command. Once the read with Auto Precharge command is invoked within a bank, only NOP commands can be issued to that bank. At the clock cycle corresponding to the last column address in the burst the bank will enter precharge and return to the idle state after the tRP period has expired. Data will appear at the output according to the setting of the $\overline{CAS}$ read latency. Note that while a burst read with Auto Precharge selected cannot be terminated, data can be prevented from appearing at the DQ outputs by masking it off with the DQM control inputs. Figure 15 illustrates a burst read sequence with Auto Precharge selected for the case where $\overline{CAS}$ latency is two and burst length is two.

Figure 15. Read burst with Auto Precharge selected

Figure 15-1. Burst read with auto precharge followed by an active command

In this operation, since precharge is automatically performed after completion a read operation, so no precharge commands are necessary after each read operation. The command next to this command must be a bank active(ACTV, ACTVM) command. In addition, see Figure 15-1, an interval defined by tAPR is required before execution of the next command.

$\overline{CAS}$ latency	Precharge start cycle
3	2 cycle before the last data out
2	1 cycle before the last data out
1	0 cycle before the last data out

4. Write Operation

There are several variations of write operation to the two banks of DRAM. Write bursts can be initiated to either bank with and without Auto Precharge selected. Also, write per bit and block write operations can be invoked. The basic write operation showing the relationship to the programmed $\overline{CAS}$ latency and burst length will be described first, and the variations for Auto Precharge, write per bit. and block write will be described subsequently. It is important to note that Auto Precharge, write per bit, and block write are orthogonal variations to the basic write operation. That is, each of them can be invoked independently of the others.

4.1 Write Operation with Auto precharge Deselected

The latency for write operation is defined as the clock cycle difference between the clock where write command and column address are asserted and the clock cycle where the first data to be written is presented and is always equal to zero. That is the data for a write operation is presented on the same clock cycle as the corresponding address, regardless of what value of $\overline{CAS}$ latency is programmed into the mode register. Figure 16 shows this relationship.

Figure 16. Write burst with Auto Precharge deselected.

4.2 Write Operation with Auto Precharge

Write operation with Auto Precharge can be selected with burst length set to 1, 2, 4, or 8 and is similar to write operation without Auto Precharge except that once initiated the write burst cannot be terminated by another command. To complete the burst, NOPs must be executed and data input supplied for each address in the burst until the end of the burst has been reached. Alternatively, the DQM control inputs can be asserted to prevent writes from occurring during the burst sequence. On the clock cycle following the last address in the burst, the bank will begin precharging and will re-enter the idle state after the precharge period, tRP. Figure 17 illustrates the sequence.

Figure 17. Write burst Auto Precharge selected

Burst Write(Burst Length=4)

CLK

Command

Address

tAPW

Internal precharge
starts here

Single Write

CLK

Command

Address

tAPW

Internal precharge
starts here

Figure 17-1. Write burst with Auto Precharge followed by an active command

Write with Auto Precharge

In this operation, since precharge is automatically performed after completion of a burst write or a single write operation, so no precharge commands are necessary after the write operation. The command next to this command must be a bank active command(ACTV, ACTVM). In addition, an interval of t_{APW} is required between the last valid data input and the next command.

■ 4675088 0005331 504 ■

4.3 Write Operation With Write Per Bit

The SGRAM features a write per bit capability similar in functions to previous generation Video RAMs. Write per bit allows the write to each of the 32 DQs to be controlled individually by employing a 32 bit write per bit mask(or write mask) register which can be dynamically loaded via a Special Register Access cycle. The 32 bits in the write mask register have a one to one correspondence with the 32 DQs. A logic level 1 in bit position i in the mask register enables a write to DQi during write per bit write cycles. A logic level 0 in bit position i masks off, or disables, the write to DQi during write per bit write cycles.

To invoke write per bit write cycles, the write per bit function must be selected when activating a row / bank. So long as that bank remains active, all subsequent write cycles to that row / bank will use the write mask to control which DQs get written with the input data present on the DQ pins during the write cycles. Figure 18 illustrates write per bit operation. The figure shows that Auto Precharge is deselected although Auto Precharge can be selected in exactly the same way as in other write operations previously discussed.

Figure 18. Write burst with Write Per Bit, Auto Precharge deselected

5. Block Write Operation

5.1 Block Write with auto precharge deselected

The SGRAM features a block write function similar to that of previous generation Video RAMs. Block write allows as many as eight times the number of bits to be written in a single cycle compared to standard write operations previously described. A 32 bit on chip color register can be loaded via a special register cycle. Once loaded, the color register acts as a data source for subsequent block write operations. The DQ pins then act as address pointers and are collectively known as an "address mask", replacing the three least significant column address bits, A2-A0. Each byte has its own independent

■ 4675088 0005332 440 ■

address mask. DQ31-DQ24, DQ23-DQ16, DQ15-DQ8, and DQ7-DQ0 serve as address masks for bytes 3, 2, 1, and 0 respectively.

Considering byte 0, for example, DQ7-DQ0 act as individual address pointers to the eight column addresses represented by the eight binary combinations of A2-A0. Rather than using A2-A0 to select one address out of the possible eight to be written with the contents of the color register, the eight DQ7-DQ0 lines allow write selectability to each of the eight addresses represented by the eight combinations of A2-A0. A logic high level on DQi causes the appropriate address in memory to be written with the contents of the color register while a logic low level on DQi inhibits the appropriate address from being written. In essence, any subset of the eight column addresses(for each byte) can be written in a single block write cycle. Considering all four bytes represented by DQ31-DQ0, as many as 256 bits(8 bits x 8 column addresses x 4 bytes) can be written with the contents of the color register in every block write cycle. Figure 19 shows the write data and control for block write operation to all four bytes of the SGRAM.

Block write can be combined with write per bit and byte write (via the DQM pins) control to achieve full byte and bit mask-ability for the 256 bits selected during block write cycles. In other words, any subset of 256 bits can be written during every block write cycle. Furthermore, block write cycles can be intermixed with read cycles and non block write cycles while a bank / row is selected, however the block write command period tBWC must be observed. For high frequency operation, this could result in one additional clock cycle at the end of a sequence of block write cycles. Since block write can conditionally write to eight adjacent column address locations at once, there is no provision for performing burst block writes by invoking a block write cycle followed by NOPs. In other words, each time a block write operation is desired, a block write command including the block address A7-A3 must be invoked. Figure 20 shows the timing and control for block write. In this example, write per bit operations is selected during the row activation cycle. During the subsequent block write and write cycles, the write per bit mask register will serve as a plane mask to the 32 planes, or I/Os of the SGRAM. During the block write cycles, the DQ pins serve as address mask bits while the color register serves as the input data source. Block write commands are not burstable. For each block write operation, a new block write command must be issued.

Figure 19. Diagram of block write operation

Figure 20. Timing and control for block write cycles

Figure 20-1. Special mode register set in active state and block write

Special mode register are set through address pins during IDLE, ACTV or ACTVM state. A5 and A6 pins are used to determine whether loading color data or mask data. Other pins should be low. Color data and mask data are loaded through DQ pins into the color register respectively. When special mode register set command is issued, if both A5 and A6 are equal to 1, then neither color nor mask data is assured.
See " 1.2 Special Mode Operations ".

5.2 Block write with auto-precharge

In this operation, since precharge is automatically performed after completion of a block write operation, so no need to execute precharge command. The command next to this command must be a bank active command(ACTV, ACTVM). In addition, an interval of tAPBW is required between the last valid and the next command.
See "special mode register operation (1. 2)"

Figure 21. Timing of Block Write with auto precharge selected

6. Refresh Operation

Since the SGRAM is a dynamic memory device, the stored data must be refreshed periodically or it will be lost. To avoid data loss, all rows in both banks must be accessed during the maximum refresh interval specified by tREF. A row of data in either bank of RAM is refreshed whenever that row is activated. For example, activating a row for the purpose of reading or writing addresses along that row causes the data in that row to be refreshed. In addition to normal read and write operation, the SGRAM has two modes of refreshing the banks of memory: Auto Refresh and Self Refresh.

6.1 Auto Refresh

Auto Refresh is similar to $\overline{CAS}$ before $\overline{RAS}$ refresh found on previous generation asynchronous DRAMs. One Auto Refresh cycle refreshes one row of memory using a 10 bit, on chip refresh counter as the row address and bank select. The refresh counter is incremented during each Auto Refresh cycle. The upper nine bits of the counter supply the address of one of the 512 rows in each bank to be refreshed and the least significant bit selects the bank in which the refresh will occur. Thus, successive Auto Refresh cycles alternate between the two banks. Because Auto Refresh operation alternates between banks, both banks must be idle when Auto Refresh commands are invoked. Figure 22 shows two successive Auto Refresh cycles. Once an Auto Refresh cycle has been invoked, it is controlled internally until its duration. NOP cycles must be inserted during the entire Auto Refresh cycle time defined by tRC.

Figure 22. Timing and control for Auto Refresh Operation

6.2 Self Refresh

The SGRAM features an on chip refresh cycle timing generator which can be used in conjunction with the row refresh counter to refresh the two banks of DRAM entirely under internal control. Self Refresh can be invoked only when both banks are idle. While the device is in Self Refresh mode, CKE is the only enabled input to the device. All other inputs, including the clock are disabled and any input is ignored. Self Refresh mode is entered by invoking an Auto Refresh command with CKE low. Once this command is invoked, the cycle timing generator performs a burst refresh, sequencing through all 1024 rows(512 rows in each bank, alternating each refresh cycle between banks) with a per row refresh cycle time of approximately 1 microsecond. To conserve power, once the burst refresh has been completed to all 1024 rows the cycle timing generator automatically slows down to a per row refresh period of approximately 16 microseconds and refresh operation continues until Self Refresh mode is exited.

Important:Upon exiting Self Refresh mode, the time elapsed since the least recently refreshed row was refreshed can vary from a few milliseconds to 16 milliseconds. It is thus imperative that the least recently refreshed row be refreshed immediately and that the most recently refreshed row be refreshed within the specified maximum refresh period. One way for the user to ensure this is to perform a burst of 1024 Auto Refresh commands immediately after exiting Self Refresh mode. This is especially critical for those systems employing burst refresh. For systems employing distributed refresh, a single Auto Refresh operation should be performed immediately. Since Self Refresh and Auto Refresh operations use the same internal row address counter, the first row to be refreshed by the Auto Refresh cycle will be the row least recently refreshed when Self Refresh was exited. From then on, distributed refresh should guarantee that the row most recently refreshed when Self Refresh was exited is refreshed within the specified maximum refresh interval. Self refresh mode is exited by starting the clock(if the clock had been stopped) and then asserting CKE after the clock waveform has stabilized. The low-to-high transition of CKE will re-enable the clock and other inputs asynchronously. A minimum time, specified by tSREX, must be satisfied before any command other than Exit Self Refresh is invoked. Figure 23 shows how Self Refresh mode is entered and exited. See Table 3 for more information.

Figure 23. Timing and control for Self Refresh Operation

7. Power Down

The SGRAM has two internal clock buffers. A low current capacity clock buffer feeds the CKE input buffer while a high current clock buffer feeds the state machine and all DRAM circuits. During the Power Down state, the large clock buffer is disabled but the small clock buffer is not. In contrast to the Self Refresh state, entering and exiting Power Down is completely synchronous with respect to CKE. That is, CKE is sampled on every clock cycle, rather than asynchronously changing the state of the SGRAM. Power Down is the lowest power state available. During Power Down, the SGRAM is not refreshed. Therefore, the minimum refresh interval specification must be observed during power down or else data will be lost. Figure 24 shows an example of the timing and control for entering and exiting Power Down. Exiting Power Down requires one clock cycle, as shown in the figure, other commands can be issued on the clock cycle following the Exit Power Down command cycle.

Figure 24. Example timing and control for Power down operation

8. Clock Suspend

Clock Suspend is very similar to Power Down, except that the Clock Suspend command is invoked by sampling the CKE signal low while one or both banks are not idle. While the clock is suspended, only the CLK input to the small CLK buffer and the CKE input are enabled, and the state of CKE is sampled on every clock cycle. Internally, the banks remain in the state they were in when the clock was suspended. For example, if bank 0 was in the middle of a read burst when the clock suspend command was invoked, the read state will be maintained while the clock is suspended and the internal burst address counter will not increased. The final read before clock suspension will be initiated at the clock cycle in which the clock suspend command was invoked. All subsequent clock cycles leading up to the exit clock suspension command will be ignored. On the clock cycle following the cycle in which the exit clock suspend command is invoked, the burst can be resumed from the next memory location designated by the burst length programmed in the Mode Register, or other legal commands can be issued to the active or both banks. While the clock is suspended, the SGRAM is not refreshed. Therefore, the minimum refresh interval specification must be observed to prevent loss of data. Figure 25 illustrates how Clock Suspend is entered and exited. See Table 3 for more information.

Figure 25. Example timing and control for Clock suspend operation

9. DQM control

The DQMi (I=0,1,2,3) controls the ith byte of DQ data. DQM control operation for read and for write are different in terms of operation timing.

Reading
When data is read, output buffer can be controlled by DQMi.
By setting DQMi to low, the corresponding DQ output buffers become active.
By setting DQMi to high, the corresponding DQ output buffers are made floated so that the ith byte of data are driven out. The latency of DQM operation for read operation is 2.

Writing
Input data can be controlled by DQMi.
While DQMi is low, data is driven into the HY588321.
By setting DQMi to low, the corresponding ith byte of DQ input data are kept from being written to the HY588321 and previous data are protected. The latency of DQM control operation is 0.

Reading

Writing

10. Power - on sequence

During power - on sequence, DQM0, DQM1, DQM2, DQM3 and CKE must be set to high. When 100µs has past after power-on, all banks must be precharged using precharge command. After tRP delay, set the mode register. And after tRSA delay, execute two auto - refresh commands as dummy, an interval of tRC is necessary between two auto - refresh commands.

4675088 0005342 39T

Figure 26. Timing of pipeline operation, latency = 1, burst length = 4

Figure 27. Timing of pipeline operation, latency = 2, burst length = 4

■ 4675088 0005343 226 ■

Figure 28. Timing of pipeline operation, latency = 3, burst length = 4

Figure 29. Power - On Sequence (using $\overline{CS}$ = H as chip deselect)

■ 4675088 0005344 162 ■

Command Intervals

CAS latency=3
Burst length=4
Bank 0

/CAS latency=3
Burst length=4

- **Read command to read command interval**

1. Operation for column in the same row (page): Within the same row (page), read command can be issued every cycle.
   Note that the last read command has the priority to the preceding read command, that is, any read command can interrupt the preceding burst read operation to get valid data aimed by this interruption.

2. Operation for column in other row of the same bank: To read data of other row of the same bank, it is necessary to execute a precharge command and a bank active command before executing the next read command.

3. Operation for another bank: For another bank in active state, burst read command can be executed in the next cycle after the preceding read command is issued. If another bank is in idle state, a bank active command should be executed before executing a read command.

■■ 4675088 0005345 0T9 ■■

Command Intervals(cont.)

- **Write command to write command interval**

1. Operation for column in the same row (page): Within the same row (page), write command can be issued every cycle.
   Note that the last write command has the priority to the preceding write command, that is, any write command can interrupt the preceding burst write operation to get valid data.

2. Operation for column in other row of the same bank: To write data of other row of the same bank, it is necessary to execute a precharge command and a bank active command before executing the next write command.

3. Operation for another bank: For another bank in active state, burst write command can be executed in the next cycle after the preceding write command is issued. If another bank is in idle state, a bank active command should be executed.

■ 4675088 0005346 T35 ■

Command Intervals(cont.)

- **Block Write command to write or block write command interval**

1. Operation for column in the same row (page): Within the same row (page). It is necessary to take no less than tBWC between a block write and another block write/normal write. If tCK is less than tBWC, NOP command should be issued for the cycle between block write command and the following write or block write command.

2. Operation for column in other row of the same bank: To execute write command or another block write command for other row of the same bank, it is necessary to execute a precharge command and a bank active command before write or block write operation.

3. Operation for another bank: To execute write command or another block write command for another bank in active state, tBWC interval to the next command is necessary. If another bank is in idle state, a bank active command should be executed. If tCK is less than tBWC, NOP command should be issued for the cycle between a block write command and the following write or block write command.

Command Intervals(cont.)

- **Read command to write or block write command interval**

1. Operation for column in the same row : Write or block write command following the preceding read command can be performed after an interval of no less than 1 cycle. To set DQ output High - z when data are driven in, DQM must be used depending on /CAS latency as the timing shown above. Note that the last write or block write command has the priority to the preceding read command, that is, any write or block write command can interrupt the preceding burst read operation to get valid data.

2. Operation for column in other row of the same bank: To execute write or block write command for other row of the same bank, it is necessary to execute a precharge command and a bank active command before executing these commands.

3. Operation for another bank: For another bank in active state, burst write command can be executed from the next cycle after the preceding write command is issued. If another bank is in the idle state, a bank active command should be executed.

Command Intervals(cont.)

Write to Read Command Intervals(1)

CLK

Command   Write   read

DQM

DQin   A0

DQout   B0   B1   B2   B3

Col.A write
/CAS Latency
Col.B Col.B read Dout

Burst Write Mode
/CAS Latency=1
Burst Length=4
Bank 0

Write to Read Command Intervals(2)

CLK

Command   Write   read

DQM

DQin   A0   A1

DQout   B0   B1   B2   B3

Col.A write
/CAS Latency
Col.B Col.B read Dout

Burst Write Mode
/CAS Latency=1
Burst Length=4
Bank 0

- **Write command to read command interval**

1. Operation for column in the same row : Read command following the preceding write command can be performed after an interval of no less than 1 cycle.
Note that the last read command has the priority to the preceding write command, that is, any read command can interrupt the preceding burst write operation to get valid data.

2. Operation for column in other row of the same bank: To execute read command for other row of the same bank, it is necessary to execute a precharge command and a bank active command .

3. Operation for another bank: For another bank in active state, burst read command can be executed from the next cycle after the preceding write command is issued. If another bank is in the idle state, a bank active command should be executed prior to execute the following read command.

Command Intervals(cont.)

CLK

Command   Write   read

tBWC

DQM

DQout   B0 B1 B2 B3

Col.A Block Write   Col.B read   Col.B Dout   /CAS Latency

/CAS Latency=1
Burst Length=4

- **Block Write command to read command interval**

1. Operation for column in the same row (page): Within the same row (page). It is necessary to take no less than tBWC between a block write and the following read command. If tCK is less than tBWC, NOP command should be issued for the cycle between block write command and the following read command.

2. Operation for column in other row of the same bank: To execute red command for other row of the same bank, it is necessary to execute a precharge command and a bank active command before write or block write operation.

3. Operation for another bank: To execute read command for another bank in active state, tBWC interval to the next command is necessary. If another bank is in idle state, a bank active command should be executed. If tCK is less than tBWC, NOP command should be issued for the cycle between a block write command and the following read command.

Command Intervals(cont.)

• **Read command to precharge command interval**

The minimum interval between read command and precharge command is 1 cycle. However, since the output buffer then becomes High - Z after the cycles defined by tHZP, there is a possibility that burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the cycles defined by tEP must be assured as an interval from the final data output to precharge command execution.

• **Read command to precharge command interval(same bank): Output all data.**

■ 4675088 0005351 3T2 ■

⫶YUNDAI

Command Intervals(cont.)

CLK

Command   read Pre.

DQout   0 Hi-z

/CAS Latency=1, Burst Length=4   tHZP = 1

CLK

Command   read Pre.

DQout   0 Hi-z

/CAS Latency=2, Burst Length=4   tHZP = 2

CLK

Command   read Pre.

DQout   0 Hi-z

/CAS Latency=3, Burst Length=4   tHZP = 3

- **Read to precharge command interval(same bank): To stop output data.**

■ 4675088 0005352 239 ■

Command Intervals(cont.)

Burst Length=4 (To stop write operation)

tRWL

Burst Length=4 (To write all data)   tRWL

- **Write command to precharge command**
  The minimum interval between write command and the following precharge command. However, if the burst write operation is not finished, input must be masked by means of DQM for assurance of the cycle defined by tRWL.

4675088 0005353 175

·‡YUNDAI

Command Intervals(cont.)

- **Block Write command to precharge command interval**

    The minimum interval between block write command and the following precharge command is tBWL.

    CLK

    Command — BW — Pre. —

    tBWL

- **Block Write to precharge command interval (same bank)**

- **Register set to register set interval**

    The minimum interval between two register sets(mode/special mode) is tRR.

    CLK

    Command — MRS SMRS —

    Address — A0-A9 A5,A6 —

    DQin — color/mask —

    tRR

- **Mode register set to special mode register interval**

- **Special mode register set to block write /write interval**

    The minimum interval between special mode register set and block write/write is tSBW.

    CLK

    Command — SMRS write —

    Address — A5,A6 col —

    DQin — color/mask —

    tSBW   Burst Length=2

- **Special mode register set to burst write interval**

■ 4675088 0005354 001 ■

Timing Waveforms

Read Cycle

Write Cycle

ИYUNDAI

Mode Register Set Cycle

Read Cycle/Write cycle

·HYUNDAI

Read / Burst Write Cycle

Read/Single write
RAS,CAS delay=3
CAS Latency=3
Burst Length=4

Read / Single Write Cycle

Read/Single write
RAS. CAS delay=3
CAS Latency=3
Burs Length=4

Full Page Read / Write Cycle

Auto Refresh Cycle

Refresh cycle and Read cycle
RAS.CAS delay=2
CAS latency=2
Burst length=4

Self Refresh Cycle

ĦYUNDAI

Clock Suspend Mode

■ 4675088 0005364 T50 ■

Power Down Mode

CLK

CKE

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

A9(BS)

Address

DQM

I/O(input)

I/O(output)

*.note 1   *.note 2

tSUCKP

CKE Low

*.note 3

A8=1   R=a

High−Z

tRP

Precharge command   Power down entry
If needed

Power down   Active Bank0
Mode exit

1.If needed All bank should be in idle state prior to entering precharge power down mode .
2.CKE should be set high at least tPDE prior to entering Command.
3.Can not vioate minimum refresh spec.(16ms)

Power down cycle
$\overline{RAS}$.$\overline{CAS}$ delay=3
$\overline{CAS}$ latency=3
Burst length=4

Power On Sequence

Mask Register Set Cycle

Color Register Set Cycle

Write Cycle (with I/O Mask)

**Block Write Cycle**

PACKAGE INFORMATION

20 x 14 mm² Plastic Quad Flat Package (PQFP)   mm (Inch)