

28 VDC SOLID-STATE POWER CONTROLLERS

DESCRIPTION

The SSP-21110 Series of 28 Volt, dc, Solid-State Power Controllers (SSPCs) replace electromagnetic circuit breakers and solid-state relays rated from 2 through 25 amperes. These SSPCs offer status outputs and permit external input logic control so that they may be remotely located near to the load. There are five models in the series, differing only in rated current, so that fault and I²T trip characteristics can be selected to protect wiring and loads.

Using Power MOSFET switches, these Power Controllers offer low "on" resistance, low voltage drop, high "off" impedance, and low power dissipation. Built with Power MOSFETs and custom monolithics and using thick-film hybrid technology, they offer small size, low power, and high reliability.

Built-In-Test (BIT) has been provided to monitor, in real time, the status of the internal circuitry as well as circuitry external to the SSPC. This BIT monitors MOSFET failure and control circuit failure.

The SSP-21110 Series will operate over the full MIL temperature range from -55°C to +125°C with no derating, see ordering information.

APPLICATIONS

Designed to replace circuit breakers in land, air, and space vehicles, these Solid-State Power Controllers provide status outputs for light and heavy overloads as well as minimum load current.

FEATURES:

- True I²T Protection
- Isolated Control Circuitry
- Status Outputs
- Instant Trip Protection
- Low Power Dissipation
- Solid-State Reliability




FIGURE 1. SSP-21110 BLOCK DIAGRAM



TABLE 1. ABSOLUTE MAXIMUM RATINGS					
PARAMETER	UNIT	VALUE			
Power Input To Power Ground	Vdc	50 continuous 100Volts, 50ms transient			
Control Input To Signal Ground	Vdc	-0.5 to +7.0			
Power Ground To Signal Ground	Vdc	-100 to +100			
Bias voltage	Vdc	-0.5 to +7.0			
Pin-to-Case	Vdc	-1000 to +1000			
Lead Temperature (soldering)	°C	+300			
Junction Temperature	°C	+150			

TABLE 2. RECOMMENDED OPERATING CONDITIONS					
PARAMETER	UNIT	VALUE			
Power Input To Power Ground	Vdc	+9.0 to +40.0			
Control Input To Signal Ground	Vdc	+4.5 to +5.5			
Power Ground To Signal Ground	Vdc	-40 to +40			
Bias voltage	Vdc	+4.5 to +5.5			

TABLE 3. SSP-21110 SPECIFICATIONS (see notes 1 and				
PARAMETER	CONDITIONS	UNIT	VALUE	
CONTROL CIRCUIT				
Logic Type			TTL/CMOS	
			compatible	
Bias Supply Current	$V_{CC} = 4.5 \text{ to } 5.5 \text{Vdc}$	mA	25typ	
Control Turn-On Voltage		V	2.0 to 5.5	
Control Turn-Off Voltage		V	-0.5 to 0.8	
Control Input Current	control voltage = 5.0V	μA	50max	
Control Input Current	control voltage = 2.4V	μА	50max	
Control Input Current	control voltage = 0.8V	μA	-50min	
Status Output Voltage	VCC= 4.5V,IOL= 2.5mA	٧	0.4max	
Status Output Voltage	VCC= 4.5V,IOH= -1.0mA	٧	2.4min	
Status Truth Table	see table 5			
POWER CIRCUIT				
Max. Continuous Current			See Table 4	
'On' Resistance			See Table 4	
Power Dissipation			See Table 4	
Power Out Leakage Cur-	Power In = 9 - 40V	mA/A	0.1max	
rent to Power Ground	(see note 2)	MAVA	U. Imax	
Max Load Capacitance	Power In = 9 - 40V	μF/A	265.00	
for Start-Up	(see note 2)	μг/Α	36typ	
Signal to Neutral Ground	100)//-		1000typ	
Isolation	at 100Vdc	pF	ισσοιγρ	
Output Capacitance	see note 2	pF/A	300typ	
Trip Reset Time		ms	30min	
Rupture Capacity	Unlimited	Α	Unlimited	
Output-to Input Parasitic	Power Out Voltage >			
Diode, Continuous	Power In Voltage	Α	1.0typ	
Current Per Amp Of	Ì	_ ^	1.0typ	
Rated Current				
Output-to Input Parasitic	Power Out Voltage >		_	
Diode, Pulsed	Power in Voltage Pulse	A	4.0typ	
Current Per Amp Of	Width ≤ 100μS	^	→.otyp	
Rated Current				

PARAMETER	CONDITIONS	UNIT	VALUE
POWER CIRCUIT			
(continued)			
Output-to Input Parasitic	Power Out Voltage >		
Diode, Forward Voltage	Power In Voltage	V	1.8max
at Continuous Current			
Isolation Resistance,	Pin-to-Case Voltage =	ΜΩ	50min
Any Pin to Case	100Vdc	14127	
Isolation Resistance,	Power Ground to		
Power Ground to	Signal Ground Volt-	ΜΩ	50min
Signal Ground	age = 50Vdc	14175	30111111
Voltage Drop	across pins 6&7, 9&10	Vdc	0.25max
Trip Characteristics	see figure 2		
Response Time	see figure 3		
TEMPERATURE RANGE			
Operating (Case)		°c	-55 to +125
Storage	l	°C	-55 to +150
THERMAL RESISTANCE			
Case to Sink (9CS)		°C/W	0.5
Case to Ambient (9CA)		°C/W	12
Temperature Rise,			
Junction-to-Case	Rated Load	P _C	10
PHYSICAL			
CHARACTERISTICS			
Size	see figure 4]
Weight	ĺ	g	65

TABLE 4					
PART NUMBER	RT NUMBER I-MAX* 'ON' RESISTANCI (Amps) (Ohms)**		POWER DISSIPATION		
SSP21110-002	2	0.1	0.6		
SSP21110-007	7	0.03	1.6		
SSP21110-015	15	0.015	3.5		
SSP21110-020	20	0.012	5.0		
SSP21110-025	25	0.012	7.7		

^{**} Specified for -55°C to +105°C; increases 0.6%°C between +105°C and +125°C. Note: Other Amp ratings are available, consult factory.



 ^{-55°}C ≤ Case Temperature ≤ 125°C.
'A' is Amps of Rated SSPC Current.



FUNCTIONAL DESCRIPTION

The SSP-21110 series of Solid-State Power Controllers incorporate the wire protection feature of electromechanical circuit breakers and the reliability of solid-state relays. In addition to the solid-state relay's input logic compatibility, the SSP-21110 series provide logic compatible status outputs.

A TTL/CMOS compatible input provides external control of the power switch's "ON/OFF" state. A logic high on this control input turns the power to the load "on". A logic low will turn the power switch off, which removes power from the load.

In the event of an overload, the SSP-21110 series will trip, just like a circuit breaker, and automatically remove power from the load. In order to turn back on, the control input must be brought to a logic low, and then returned to a logic high state.

As in a circuit breaker, the SSPC's time to trip depends on the current level. Slight overloads will cause longer trip times. Heavy overloads will cause shorter trip times. The fault ("Instant Trip") and I²T trip curve, Figure 2, shows the trip time as a function of current for a single trip or repetitive trips with at least 10 seconds between trip and turn on. Attempts to repeatedly turn on into an overload will result in the thermal memory shortening each trip time. This "memory" protects the wire, load, and the Solid-State Power Controller.

The status lines are TTL/CMOS compatible outputs which reflect the state of the SSPC, the load and the Built-In-Test (BIT) circuits. The status permits an external subsystem to monitor and ultimately control the SSPC. Table 5 defines the status lines'

states which indicate the various states of the SSPC. Further explanation of the status lines appears in the applications information section.

The SSP-21110 series SSPCs are characterized by their current rating and maximum "on" resistance listed in Table 4. These parameters are established by the number of Power FETs placed in parallel within the SSPC.

The trip function is implemented by two separate circuits, a true I²T trip comparator and a short circuit fault comparator. They are independent of each other but work together to protect the system.

If the load current is less than 110% of rated current, the SSPC will never trip. If the load current is greater than 145%, the SSPC will always trip.

For load currents less than 800%, the trip time can be found from Figure 2 by drawing a horizontal line on Figure 2 at the current level of interest. The SSPC will always trip at a time between the two curves. This is true l^2T tripping.

When the SSPC trips in accordance with the I²T characteristics, the fall time is 200µs, maximum.

For load currents greater than 1200%, the SSPC will turn off in less than 25µs. Between 800% and 1200%, the SSPC will turn off in a time less than the "max. trip limit" shown in Figure 2 and may turn off in less than 25µs. When the SSPC turns off under these fault conditions, the fall time is less than 25µs.

While the SSPC will always turn off in less than 25µs when the load current is greater than 1200%, the actual current may 'spike'




FIGURE 2. TRIP CHARACTERISTICS

N-4

to a value higher than 1200% due to circuit delays. The MOSFETs inherently self-limit the maximum current, depending on the number of MOSFETs and their rating.

During turn-on and turn-off the rise and fall time of the output voltage is controlled to be less than 200µs. This value is a compromise between faster response time with a greater amount of RFI and EMI generated, and slower response time with less RFI and EMI but greater power dissipated in the SSPC during transitions. Since the Power MOSFET switches are not saturated during transitions the switching power dissipation is much greater than the static dissipation, and longer transitions result in a larger temperature rise. If the SSPC is rapidly turned on and off, the high average dissipation could result in a significant temperature rise in the SSPC. For this reason do not turn the SSPC off and on more rapidly than 30 msec. This will limit the maximum temperature of the switches to a safe level.

The SSP-21110 has been designed to dervive its internal power requirements from the bias supply input (5Vdc).

APPLICATIONS INFORMATION


Selection

The selection of a proper sized SSPC is essential for protection of the wire and load. This selection should be based on the steady state and transient overload currents.

The shape of the trip curve (1^2T) is selected as optimum to protect the system wiring. The power dissipated in the wire is the wire resistance times the load current squared, and the temperature of the wire is determined by the length of time that this power is being dissipated. This makes the wire temperature proportional to the current squared times the on time. Since the trip curve follows this same characteristic the SSPC can accurately predict the wire temperature rise as a result of overloads and remove load current before the wiring is damaged from overtemperature. Of course, the wire 1^2T product should be greater than the SSPC 1^2T product for the SSPC to protect the wire.

Precautions

When a short circuit causes turn off of the SSPC, precautions have to be taken to limit the transient voltages generated by the wire inductance. The magnitude of this voltage is L*di/dt where "L" is the wire inductance in Henries and "di/dt" is the rate of change of output current. If the SSPC turns off in 10 µsec from



SOLID-STATE POWER CONTROLLER TIMING at 28Vdc.					
TIME	DESCRIPTION	MAXIMUM	UNIT	NOTES	
T1-T2	TURN-ON DELAY	150	μs		
T2-T3	CURRENT RISE TIME	200	μs		
T1-T4	STATUS 1 & STATUS 2 TURN-ON DELAY	7.5	ms		
T4-T5	STATUS 1 & STATUS 2 RISE AND FALL TIME	20	ns		
T6-T7	TURN-OFF DELAY	130	μs		
T7-T8	CURRENT FALL TIME	200	μs		
T6-T9	STATUS 1 & STATUS 2 TURN-OFF DELAY	5.0	ms		
T10-T11	TRIP TIME AFTER TURN-ON	SEE FIG. 2	s		
T11-T12	CURRENT FALL TIME AFTER TRIP	200	μs	LOAD CURRENT < 800%	
T11-T12	CURRENT FALL TIME AFTER TRIP	25	μs	LOAD CURRENT > 1200%	
T11-T13	TRIP TURN-OFF STATUS 1 DELAY	5.0	ms		

FIGURE 3. SOLID-STATE POWER CONTROLLER TIMING

N



a 250 amp overload (1000% for 25 amp unit) with a wire inductance of only 10 μH it would generate a spike of 125 volts. This exceeds the voltage rating of the MOSFETs. In order to provide protection from these transients, transient voltage suppressors should be used between the SSPC Neutral and the Power In and between the SSPC Neutral and Power Out terminals. The rating of the transient voltage suppressors should be selected so that at the maximum expected short circuit current, the transient voltage suppressor voltage drop would not exceed the SSPC voltage rating, and the power to be dissipated can be safely absorbed without transient suppressor failure.

While circuit inductance can cause high voltage transients during turn off, lack of circuit inductance can cause current transients prior to turn off. If the output of the SSPC is shorted and there is no circuit inductance, the current from the source can rise instantaneously to a high value. The SSPC will limit the current to about 100 times its rating (10,000%). Circuit inductance will limit the rate of rise of this current. The SSPC can take 25 μ s to turn off. The current will always overshoot the 1200% maximum level of the SSPC due to this 25 μ s delay. If the current rises slowly due to circuit inductance, the overshoot will be negligible; if the current rises quickly, the overshoot will be more significant. In any case, the current spike will be less than 25 μ s.

In most real applications, there will always be significant circuit inductance. The problem to guard against is voltage transients, not current transients,

When testing individual SSPCs, be careful to simulate actual system conditions.

Power-On Reset

When power is first applied, the SSPC will be off regardless of the CONTROL CMD input. If the CONTROL CMD input is a logic low, the SSPC will turn on by bringing the CONTROL CMD to a logic high. If the CONTROL CMD input is at a logic high when power is applied, the SSPC may be turned on by cycling the CONTROL CMD input to a logic low and then to a logic high. The system controller can be programmed to do this cycling of the CONTROL CMD input. Subsequent loss of the bias supply power causes the SSPC to turn off. Re-application of the bias supply power again causes a power-on reset. Loss of power to the POWER IN terminals does not turn off the SSPC and re-application of this power does not cause a power-on reset.

Status Codes

This section contains a fuller explanation of the conditions and meaning of the status codes shown in Table 5. Each paragraph number corresponds to the STATE in Table 5.

The first four conditions show the control input has commanded the SSPC to be off.

- The SSPC has failed or shorted to ground. STATUS 1 indicates the load is drawing current but the SSPC should be off.
- The SSPC has failed. STATUS 1 indicates the load is drawing current; STATUS 2 indicates the Power MOSFET switch is on; the SSPC should be off.

- Normal off condition. STATUS 1 indicates the load is not drawing current; STATUS 2 indicates the Power MOSFET switch is off.
- 4) The SSPC has failed or STATUS 2 has shorted to the bias supply. STATUS 1 indicates the load is not drawing current; STATUS 2 indicates the Power MOSFET is on; the SSPC should be off.

The next four conditions show the control input has commanded the SSPC to be on.


- 5) The SSPC has failed or there is a short to ground on the STATUS 2 output. STATUS 1 indicates the load is drawing current but STATUS 2 indicates the Power MOSFET switch is off.
- Normal on condition. STATUS 1 indicates the load is drawing current and STATUS 2 indicates the Power MOSFET switch is on.
- 7) Tripped condition. STATUS 1 indicates the load is not drawing current and STATUS 2 indicates the Power MOSFET switch if off. The SSPC can be turned back on by cycling the input control to a logic low and then back to a logic high. If the excessive load has not been removed, the SSPC will trip again.
- No load current. STATUS 1 indicates the load is not drawing current; STATUS 2 indicates the Power MOSFET switch is on.

_	TABLE 5						
STATE	INPUT CONTROL	OUTPUT STATUS 1 (see note 2)	OUTPUT STATUS 2 (seenote 3)	POWER CONTROLLER AND LOAD STATUS			
1	L	L	L	SSPC failure or short to ground.			
.2	L	L	н	Load 'on'; showing SSPC failure.			
3	L	н	L	Load 'off' showing nor- mal 'off' condition.			
4	L	н	н	SSPC failure or STATUS 2 shorted to bias supply.			
5	Н	L	L	SSPC failure or short to ground on STATUS 2 line.			
6	Н	L	Н	Load 'on' showing nor- mai 'on' condition.			
7	Н	н	L	Load 'off'; showing 'trip' (see note 1).			
8	Н	н	н	Normal power out with load < 5% of rated SSPC current.			

NOTES:

- Any trip condition per Figure 2.
- STATUS 1 indicates a logic low when the load is > 15% of rated SSPC current.
- 3) STATUS 2 indicates a logic high when the Power MOSFET switch is on.

N-6





Loads

The SSP-21110 series can be used with any type of load: any combination of inductive, resistive, and capacitive. In addition, they can be used with dc motors and lamps.

Inductive loads require protecting the SSPC against voltage transients. See the section on Precautions above.

Capacitive loads require comparing the load in-rush current to the trip curve of Figure 2. The in-rush current must be below the minimum trip curve to avoid tripping on the in-rush current.

Capacitive loads can present a discharge problem. The SSPCs use Power MOSFETs as the switching element. The MOSFETs contain a parasitic diode which will be forward biased if the SSPC power output terminal is more positive than the power input terminal. If the 28Vdc source is turned off while a charge is held on the capacitive load, this diode will turn on and discharge the load through the generator. The SSPC can carry a reverse current equal to its forward current rating; however, the dissipation with reverse current is up to seven times the forward current dissipation for the same current. The user must ensure that the maximum case temperature is not exceeded.

Incandescent lamps must be treated like capacitive loads for in-rush current. Since they do not store charge, they do not present a discharge problem.

DC motors also must be treated like capacitive loads for in-rush current. If they continue rotating when power is removed, reverse current is a possibility due to back EMF. Voltage transients must also be considered when using dc motors as loads on SSPCs.

Heatsinking

The SSP-21110 series are designed so that the junction temperature can never exceed its maximum rating if the case temperature is held to 125°C or less. Heatsinking is recommended to keep the case temperature to 125°C when operating at high ambient temperatures. The SSPCs may be operated at room temperature without a heat sink. The maximum ambient temperature, T_A , for operation without a heat sink is $125 - P_d \times \theta_{CA}$ (where P_d is the power dissipation from Table 4 and θ_{CA} is the thermal resistance from case-to-ambient from Table 3).

The same expression is used for finding the maximum ambient temperature with a heat sink except θ_{CA} is now the sum of the thermal resistance from case-to-sink and from sink-to-ambient.

No Offset Voltage

The Power MOSFET used in the DDC SSPCs have no inherent voltage offset. The voltage drop across the Power MOSFET is solely dependant on the current flowing through the device and its "ON" resistance.

Bipolar transistors, on the other hand, have an inherent dc offset voltage to which is added a voltage drop proportional to the devices' "ON" resistance and the current flowing through it. It is this inherent offset voltage that is missing from the power MOSFET. The Power MOSFET in many applications, leads to a lower voltage drop and power dissipation as an SSPC switch. In addition the Power MOSFETs driver logic requirements are much simplier, especially when multiple MOSFETs are used, as in the SSPC product.

No Secondary Breakdown, and Paralleling SSPCs

A bipolar transistor has a set of current-voltage limits that form an envelope that cannot be exceeded; this is known as the safe operating area of the device. If this envelope is exceeded local hot spots will occur. These hot spots conduct currents more readily then adjacent cool areas and tend to become hotter. This thermal runaway leads to the ultimate destruction of the device; called secondary breakdown.

The Power MOSFETs have the opposite characteristics from that of thermal runaway in bipolar devices. A local hot-spot will steer current away from itself as its resistance in this area goes up. This results in even current sharing throughout the entire device, thereby eliminating hot-spots. The inherent advantage of not having secondary breakdown is that the entire MOSFET has to exceed its temperature limitations before damage results. This characteristic makes the Power MOSFET more rugged when used for power switching then bipolar devices.

Due to the current sharing aspects of the power MOSFET, they can be placed in parallel and share the load equally. DDC, has a standard 28 Vdc 80 AMP power module which uses this technique.

Isolation of Control and Status

The SSPC was designed with isolation between the load power and the five volt control logic input and the status outputs. This is necessary to prevent noise caused by transients or power spikes on the power line from adversely affecting the operation of the SSPC. Therefore the case, POWER IN, and Control Circuit are all electrically isolated. Figure 1, SSPC BLOCK DIAGRAM, shows this isolation as the "ISOLATED CONTROL CIRCUIT"; also notice the separation of the power (neutral) ground and signal (bias supply common) ground.

The electrical isolation is supported by an internal power oscillator that electrically isolates separate internal power supplies that will power the internal analog and digital monolithics. This isolation prevents load or logic ground loops from affecting the proper operation of the SSPC. The isolation also insures that a fault of the switch (MOSFET) could never propagate back into the SSPC logic or cause damage to the logic side.





OPTIONS

The following characteristics can be factory modified on special orders:

- I²T TRIP CURVE: K-factor adjustments
- OUTPUT RISE AND FALL TIMES: Turn-Off and Turn-On time can be factory modified. (e.g., capacitive loads.)
- CURRENT RANGE
- POWER-ON RESET: Other options are available.
- INPUT CONTROL: TTL or CMOS or Both with Hysteresis (Schmitt trigger characteristics)
- CUSTOM PACKAGING
- OPTIONAL STATUS TRUTH TABLE (See Table 6.)

TABLE 6. OPTIONAL STATUS TRUTH TABLE					
CONTROL	STATUS 1	STATUS 2	SYSTEM STATUS		
LOW	LOW	LOW	SSPC failure, or Status 1 and Status 2		
L			shorted to ground, or No Bias		
LOW	LOW	HIGH	SSPC failure or Status 1 shorted to ground		
LOW	HIGH	LOW	SSPC failure or Status 2 shorted to ground		
LOW	HIGH		Load is 'OFF', Normal Condition		
HIGH	LOW		SSPC failure or Status 2 shorted to ground		
HIGH	LOW		Load is 'ON', Normal Condition		
HIGH	HIGH		Load is 'OFF', Tripped		
HIGH	HIGH		Load is 'ON', Load < 5.0% Rated Current		
Status 1 indicates a logic LOW if > 15% of the rated current is flowing.					
Status 2 ind	Status 2 indicates a logic LOW if the SSPC is tripped due to overcurrent.				





FIGURE 4. MECHANICAL OUTLINE

TABLE 7. PINOUTS				
PIN	FUNCTION	PIN	FUNCTION	
5	CONTROL COMMAND	6	POWER IN	
4	STATUS 1	7	POWER IN	
3	STATUS 2	8	NEUTRAL	
2	BIAS SUPPLY COMMON	9	POWER OUT	
1	BIAS SUPPLY INPUT	10	POWER OUT	

ORDERING INFORMATION



N-9