

1st Generation
DESCRIPTION

This family is a 64M bit dynamic RAM organized 16,777,216 x 4-bit configuration with Extended Data Out mode CMOS DRAMs. Extended data out mode is a kind of page mode which is useful for the read operation. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(60 or 70ns) and refresh cycle(8K ref. or 4K ref.) and package type(SOJ or TSOP-II) power consumption (Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

FEATURES

- Extended data out operation
- Read-modify-write capability
- Multi-bit parallel test capability
- LVTTTL(3.3V) compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- Max. Active power dissipation
- JEDEC standard pinout
50-pin plastic TSOP-II (400mil)
- Single power supply of $3.3 \pm 0.3V$
- Early write or output enable controlled write
- Fast access time and cycle time

Speed	8K refresh	4K refresh
60	468mW	612mW
70	396mW	540mW

Speed	tRAC	tCAC	tHPC
60	60ns	15ns	25ns
70	70ns	20ns	30ns

- Refresh cycle

Part number	Refresh	Normal	L-part
HY51V64404 ¹⁾	8K	64ms	128ms
HY51V65404 ²⁾	4K		

1) Normal read / write, /RAS only refresh : 8K cycles / 64ms
 /CAS-before-/RAS, Hidden refresh : 4K cycles / 64ms


2) Normal read / write, /RAS only refresh : 4K cycles / 64ms
 /CAS-before-/RAS, Hidden refresh : 4K cycles / 64ms

ORDERING INFORMATION

Part Name	Refresh	Power	Package
HY51V64404TC	8K		50Pin TSOP-II
HY51V64404LTC	8K	L-part	50Pin TSOP-II
HY51V64404SLTC	8K	*SL-part	50Pin TSOP-II
HY51V65404TC	4K		50Pin TSOP-II
HY51V65404LTC	4K	L-part	50Pin TSOP-II
HY51V65404SLTC	4K	*SL-part	50Pin TSOP-II


*SL : Self refresh with low power.

FUNCTIONAL BLOCK DIAGRAM




$^*(A12)$ for 8K refresh part
(8K Refresh / 4K Refresh)*

PIN CONFIGURATION (Top Side)



32Pin Plastic SOJ (400mil)



32Pin Plastic TSOP-II (400mil)

A12(N.C)* : For 4K refresh product

PIN DESCRIPTION

Pin Name	Parameter
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/OE	Output Enable
A0~A12	Address Input (8K Refresh Product)
A0~A11	Address Input (4K Refresh Product)
DQ0~DQ7	Data In/Out
Vcc	Power (3.3V)
Vss	Ground
NC	No Connection

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin relative to V _{SS}	-0.5 to 6.0	V
V _{CC}	Voltage on V _{CC} relative to V _{SS}	-0.5 to 4.6	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec

Note : Operation at or above Absolute Maximum Ratings could adversely affect device reliability and cause permanent damage.

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

Symbol	Parameter	Min	Typ	Max	UNIT
V _{CC}	Power Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	-	V _{CC} +0.3 ¹⁾	V
V _{IL}	Input Low Voltage	-0.3 ²⁾	-	0.8	V

Note : All voltages are referenced to V_{SS}.

1) 6.0V at pulse width 10ns which is measured at V_{CC}.

2) -1.0V at pulse width 10ns which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

Symbol	Parameter	Test condition	Min	Max	Unit
I _{LI}	Input Leakage Current (Any input)	V _{SS} ≤ V _{IN} ≤ V _{CC} + 0.3 All other pins not under test = V _{SS}	-5	5	μA
I _{LO}	Output Leakage Current (Any input)	V _{SS} ≤ V _{OUT} ≤ V _{CC} /RAS&/CAS at V _{IH}	-5	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 2.0mA	-	0.4	V
V _{OH}	Output High Voltage	I _{OL} = -2.0mA	2.4	-	V

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 3.3 ± 0.3V, VSS = 0V, unless otherwise noted.)

Symbol	Parameter	Test condition	Speed	Max. Current		Unit
				8K refresh	4K refresh	
Icc1	Operating Current	/RAS, /CAS Cycling tRC = tRC(min.)	60 70	130 110	170 150	mA
Icc2	LVTTL Standby Current	/RAS, /CAS ≥ VIH Other inputs ≥ VSS		1	1	mA
Icc3	/RAS-only Refresh Current	/RAS Cycling, /CAS = VIH tRC = tRC(min.)	60 70	130 110	170 150	mA
Icc4	EDO mode Current	/CAS Cycling, /RAS = VIL tHPC = tHPC(min.)	60 70	130 110	130 110	mA
Icc5	CMOS Standby Current	/RAS = /CAS ≥ VCC - 0.2V	L-part	500 300	500 300	μA
Icc6	/CAS-before-/RAS Refresh Current	tRC = tRC(min.)	60 70	170 150	170 150	mA
Icc7	Battery Back-up Current (L-part)	VIH = VCC - 0.2V, VIL = 0.2V /CAS = CBR cycling or 0.2V /OE&/WE = VIH = VCC - 0.2V Address = Don't care, tRC = 31.25μS DQ0~DQ15 = Open, tRAS ≤ 300ns		700	700	μA
Icc8	Self Refresh Current (L-part)	/RAS&/CAS = 0.2V Other pins are same as Icc7		700	700	μA

Note

1. Icc1, Icc3, Icc4 and Icc6 depend on output loading and cycle rates(tRC and tHPC).
2. Specified values are obtained with output unloaded.
3. ICC is specified as an average current. In Icc1, Icc3, Icc6, address can be changed only once while /RAS=VIL. In Icc4, address can be changed maximum once while /CAS=VIH within one EDO mode cycle time tHPC.

AC CHARACTERISTICS

(TA = 0 °C to 70 °C, VCC = 3.3 ± 0.3V, VSS = 0V, unless otherwise noted.)

#	Symbol	Parameter	60ns		70ns		Unit	Note
			Min	Max	Min	Max		
1	tRC	Random read or write cycle time	110	-	130	-	ns	
2	tRWC	Read-modify-write cycle time	140	-	170	-	ns	
3	tHPC	EDO mode cycle time	25	-	30	-	ns	
4	tHPRWC	EDO mode read-modify-write cycle time	60	-	75	-	ns	
5	tRAC	Access time from /RAS	-	60	-	70	ns	4,5,10,11
6	tCAC	Access time from /CAS	-	15	-	20	ns	4,5,10
7	tAA	Access time from column address	-	30	-	35	ns	4,5,11
8	tCPA	Access time from /CAS precharge	-	35	-	40	ns	4
9	tCLZ	/CAS to output low impedance	0	-	0	-	ns	3
10	tCEZ	Output buffer turn-off delay from /CAS	0	15	0	15	ns	
11	tOLZ	/OE to output in low impedance	3	-	3	-	ns	
12	tT	Transition time(rise and fall)	2	50	2	50	ns	4
13	tRP	/RAS precharge time	40	-	50	-	ns	
14	tRAS	/RAS pulse width	60	10K	70	10K	ns	
15	tRASP	/RAS pulse width(EDO mode)	60	100K	70	100K	ns	
16	tRSH	/RAS hold time	15	-	20	-	ns	
17	tCSH	/CAS hold time	55	-	65	-	ns	
18	tCAS	/CAS pulse width	10	10K	15	10K	ns	
19	tRCD	/RAS to /CAS delay time	20	45	20	50	ns	10
20	tRAD	/RAS to column address delay time	15	30	15	35	ns	11
21	tCRP	/CAS to /RAS precharge time	5	-	5	-	ns	
22	tCP	/CAS precharge time	10	-	10	-	ns	15
23	tASR	Row address set-up time	0	-	0	-	ns	
24	tRAH	Row address hold time	10	-	10	-	ns	
25	tASC	Column address set-up time	0	-	0	-	ns	14
26	tCAH	Column address hold time	10	-	15	-	ns	14
27	tAR	Column address hold time from /RAS	50	-	55	-	ns	
28	tRAL	Column address to /RAS lead time	30	-	35	-	ns	
29	tRCS	Read command set-up time	0	-	0	-	ns	
30	tRCH	Read command hold time referenced to /CAS	0	-	0	-	ns	7
31	tRRH	Read command hold time referenced to /RAS	0	-	0	-	ns	7

AC CHARACTERISTICS

Continued

#	Symbol	Parameter	60ns		70ns		Unit	Note
			Min	Max	Min	Max		
32	tWCH	Write command hold time	10	-	10	-	ns	
33	tWCR	Write command hold time from /RAS	45	-	50	-	ns	
34	tWP	Write command pulse width	10	-	10	-	ns	
35	tRWL	Write command to /RAS lead time	15	-	20	-	ns	
36	tCWL	Write command to /CAS lead time	10	-	15	-	ns	17
37	tDS	Data-in set-up time	0	-	0	-	ns	8,20
38	tDH	Data-in hold time	10	-	10	-	ns	8,20
39	tDHR	Data-in hold time referenced to /RAS	45	-	50	-	ns	
40	tREF	Refresh period(4096 cycles)	-	64	-	64	ms	12,13
		Refresh period(8192 cycles)	-	64	-	64	ms	12,13
		Refresh period(L-part)	-	128	-	128	ms	12,13
41	tWCS	Write command set-up time	0	-	0	-	ns	9
42	tCWD	/CAS to /WE delay time	36	-	45	-	ns	9,16
43	tRWD	/RAS to /WE delay time	80	-	95	-	ns	9
44	tAWD	Column address to /WE delay time	50	-	60	-	ns	9
45	tCSR	/CAS set-up time(CBR cycle)	5	-	5	-	ns	18
46	tCHR	/CAS hold time(CBR cycle)	10	-	10	-	ns	19
47	tRPC	/RAS to /CAS precharge time	5	-	5	-	ns	
48	tCPT	/CAS precharge time(CBR counter test)	30	-	35	-	ns	
49	tROH	/RAS hold time referenced to /OE	0	-	0	-	ns	
50	tOEA	/OE access time	-	15	-	20	ns	
51	tOED	/OE to data delay	15	-	20	-	ns	
52	tOEZ	Output buffer turn-off delay time from /OE	0	15	0	15	ns	6
53	tOEH	/OE command hold time	15	-	20	-	ns	
54	tCPWD	/WE delay time from /CAS precharge	54	-	64	-	ns	6
55	tRHCP	/RAS hold time from /CAS precharge	35	-	40	-	ns	
56	tWRP	/WE to /RAS precharge time(CBR cycle)	10	-	10	-	ns	
57	tWRH	/WE to /RAS hold time(CBR cycle)	10	-	10	-	ns	
58	tWTS	Write command set-up time(test mode in)	10	-	10	-	ns	
59	tWTH	Write command hold time(test mode in)	10	-	10	-	ns	
60	tRASS	/RAS pulse width(self refresh)	100K	-	100K	-	ns	

AC CHARACTERISTICS

Continued

#	Symbol	Parameter	60ns		70ns		Unit	Note
			Min	Max	Min	Max		
61	tRPS	/RAS precharge time(self refresh)	110	-	130	-	ns	
62	tCHS	/CAS hold time(self refresh)	-50	-	-50	-	ns	
63	tDOH	Output data hold time	5	-	5	-	ns	
64	tREZ	Output buffer turn-off delay from /RAS	0	15	0	15	ns	6
65	tWEZ	Output buffer turn-off delay from /WE	0	15	0	15	ns	6
66	tWED	/WE to data delay time	15	-	15	-	ns	
67	tOEP	/OE precharge time	5	-	5	-	ns	
68	tWPE	/WE pulse width(EDO cycle)	5	-	5	-	ns	
69	tOCH	/OE to /CAS hold time	5	-	5	-	ns	
70	tCHO	/CAS hold time to /OE	5	-	5	-	ns	

TEST MODE

#	Symbol	Parameter	60ns		70ns		Unit	Note
			Min	Max	Min	Max		
1	t _{RC}	Random read or write cycle time	115	-	135	-	ns	
2	t _{RWC}	Read-modify-write cycle time	145	-	175	-	ns	
3	t _{HPC}	EDO mode cycle time	30	-	35	-	ns	
4	t _{HPRWC}	EDO mode read-modify-write cycle time	65	-	80	-	ns	
5	t _{RAC}	Access time from /RAS	-	65	-	75	ns	4,5,10,11
6	t _{CAC}	Access time from /CAS	-	20	-	25	ns	4,5,10
7	t _{AA}	Access time from column address	-	35	-	40	ns	4,5,11
8	t _{CPA}	Access time from /CAS precharge	-	40	-	45	ns	4
13	t _{RAS}	/RAS pulse width	65	10K	75	10K	ns	
14	t _{RASP}	/RAS pulse width(EDO mode)	65	100K	75	100K	ns	
15	t _{RSH}	/RAS hold time	20	-	25	-	ns	4
16	t _{CSH}	/CAS hold time	60	-	70	-	ns	
17	t _{CAS}	/CAS pulse width	15	10K	20	10K	ns	
27	t _{RAL}	Column address to /RAS lead time	35	-	40	-	ns	
42	t _{CWD}	/CAS to /WE delay time	41	-	50	-	ns	16
43	t _{RWD}	/RAS to /WE delay time	85	-	100	-	ns	
44	t _{AWD}	Column address to /WE delay time	55	-	65	-	ns	9
50	t _{OEa}	/OE access time	-	20	-	25	ns	
51	t _{OED}	/OE to data delay	20	-	25	-	ns	
53	t _{OEh}	/OE command hold time	20	-	25	-	ns	
54	t _{CPWD}	/WE delay time from /CAS precharge	59	-	69	-	ns	9

NOTE

1. An initial pause of 200 μ s is required after power-up followed by 8 /RAS-only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 /CAS- before-/RAS initialization cycles instead of 8 /RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit parallel test mode during initialization.
2. If /RAS=Vss during power-up, the HY51V64404, HY51V65404 could begin an active cycle. This condition results in higher current than necessary current which is demanded from the power supply during power-up.
3. It is recommended that /RAS and /CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.
4. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.), and are assumed to be 5ns for all inputs.
5. Measured at VOH=2.0V and VOL=0.8V with a load equivalent to 1TTL loads and 100pF.
6. tWEZ, tREZ, tCEZ and tOEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Either tRCH or tRRH must be satisfied for a read cycle.
8. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in read-modify-write cycles and late write cycle.
9. twCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twCS $\geq$ twCS(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If tRWD $\geq$ tRWD(min.), tCWD $\geq$ tCWD(min.), tAWD $\geq$ tAWD(min.), and tCPWD $\geq$ tCPWD(min.), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
10. Operation within the tRCD(max.) limit ensures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
11. Operation within the tRAD(max.) limit ensures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
12. tREF(max)=128ms is applied to L-parts and SL-parts.
13. A burst of 8192 /RAS-only refresh cycles must be executed within 64ms (128ms for L-parts) after exiting self refresh. (CBR refresh & Hidden refresh : 4K cycle/64ms)
14. tASC, tCAH are referenced to the earlier /CAS falling edge.
15. tCP is specified from the last /CAS rising edge in the previous to the first /CAS falling edge in the next cycle.
16. tCWD is referenced to the later /CAS falling edge at word read-modify-write cycle.
17. tCWL is specified from /WE falling edge to the earlier /CAS rising edge.
18. tCSR is referenced to the earlier /CAS falling before /RAS transition low.
19. tCHR is referenced to the later /CAS rising high after /RAS transition low.
20. tDS is specified for the earlier /CAS falling edge and tDH is specified by the later /CAS falling edge in early write cycle.

CAPACITANCE

(TA = 0°C to 70°C, VCC = 3.3 $\pm$ 0.3V, Vss = 0V, f = 1MHz, unless otherwise noted.)

Symbol	Parameter	Typ.	Max	Unit
CIN1	Input Capacitance (A0~A12)	-	5	pF
CIN2	Input Capacitance (/RAS, /CAS, /WE, /OE)	-	7	pF
CDQ	Data Input / Output Capacitance (DQ0~DQ3)	-	7	pF