

64-Mbit (8M x 8) Static RAM

Features

- High speed
 - □ t_{AA} = 12 ns
- Low active power
 □ I_{CC} = 300 mA
- Low complementary metal oxide semiconductor (CMOS) standby power
- Operating voltages of 3.3 ± 0.3 V
- 2.0-V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 and CE_2 features
- Available in Pb-free 48-ball fine ball grid array (FBGA) package

Functional Description


The CY7C1089DV33 is a high-performance CMOS static RAM organized as 8,388,608 words by 8 bits.

To write to the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable ($\overline{\text{WE}}$) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₂₂).

To read from the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) LOW and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table on page 9 for a complete description of Read and Write modes.

The input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected (CE $_1$ LOW or CE $_2$ HIGH), the outputs are disabled (OE $_1$ HIGH), or during a write operation (CE $_1$ LOW, CE $_2$ HIGH and WE LOW).

Logic Block Diagram



Selection Guide

Description	-12	Unit
Maximum access time	12	ns
Maximum operating current	300	mA
Maximum CMOS standby current	100	mA

CY7C1089DV33



Contents


Pin Configuration	. 3
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	4
Capacitance	4
Thermal Resistance	. 4
Data Retention Characteristics	5
AC Switching Characteristics	6
Switching Waveforms	7
Truth Table	
Ordering Information	9
Ordering Code Definition	

Package Diagram	10
Acronyms	
Document Conventions	10
Units of Measure	10
Document History Page	11
Sales, Solutions, and Legal Information	11
Worldwide Sales and Design Support	
Products	11
PSoC Solutions	11



Pin Configuration

Figure 1. 48-Ball FBGA (Top View) [1]



Note
1. NC pins are not connected to the die.



Maximum Ratings

DC input voltage^[2].....-0.5 V to V_{CC} + 0.5 V

Current into outputs (LOW)	20 mA
Static discharge voltage	>2001 V
(MIL-STD-883, Method 3015)	
Latch up current	>140 mA

Operating Range

Range	Range Ambient Temperature	
Industrial	–40 °C to +85 °C	$3.3V\pm0.3V$

DC Electrical Characteristics

Over the Operating Range

Doromotor	Description	Test Conditions	_	Unit		
Parameter	Description	Test Conditions	Min	Max	Oilit	
V _{OH}	Output HIGH voltage	V _{CC} = Min, I _{OH} = -4.0 mA	2.4	-	V	
V _{OL}	Output LOW voltage	V _{CC} = Min, I _{OL} = 8.0 mA	-	0.4	V	
V _{IH}	Input HIGH voltage		2.0	V _{CC} + 0.3	V	
V _{IL}	Input LOW voltage ^[2]		-0.3	0.8	V	
I _{IX}	Input leakage current	$GND \le V_{IN} \le V_{CC}$	– 1	+1	μΑ	
I _{OZ}	Output leakage current	$GND \le V_{OUT} \le V_{CC}$, Output disabled	-1	+1	μΑ	
I _{CC}	V _{CC} operating supply current	$V_{CC} = Max$, $f = f_{MAX} = 1/t_{RC}$, $I_{OUT} = 0$ mA CMOS levels	-	300	mA	
I _{SB1}	Automatic CE power-down current — TTL inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}}, \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$	_	120	mA	
I _{SB2}	Automatic CE power-down current —CMOS inputs	Max V_{CC} , $\overline{CE}_1 \ge V_{CC} - 0.3V$, $CE_2 \le 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$	-	100	mA	

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	FBGA	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	32	pF
C _{OUT}	I/O capacitance		40	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	FBGA	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	55	°C/W
Θ _{JC}	Thermal resistance (junction to case)		23.04	°C/W


Note

Document Number: 001-53993 Rev. *B Page 4 of 11

^{2.} V_{IL} (min) = -2.0V and V_{IH} (max) = V_{CC} + 2V for pulse durations of less than 20 ns.



Figure 2. AC Test Loads and Waveforms^[3]




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
V_{DR}	V _{CC} for data retention		2	_	_	V
I _{CCDR}	Data retention current	$V_{CC} = 2V$, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	_	_	100	mA
t _{CDR} ^[4]	Chip deselect to data retention time		0	_	_	ns
t _R ^[5]	Operation recovery time		12	_	_	ns

Figure 3. Data Retention Waveform



Notes

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). 100 μ s (t_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation begins including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.

 Tested initially and after any design or process changes that may affect these parameters.
- 5. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 50 \,\mu s$ or stable at $V_{CC(min.)} \ge 50 \,\mu s$.



AC Switching Characteristics

Over the Operating Range [6]

Downwater	Description	_	12	Unit
Parameter	Description	Min	Max	Unit
Read Cycle		<u>'</u>	•	
t _{power}	V _{CC} (typical) to the first access ^[7]	100	_	μS
t _{RC}	Read cycle time	12	_	ns
t _{AA}	Address to data valid	_	12	ns
t _{OHA}	Data hold from address change	3	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	_	12	ns
t _{DOE}	OE LOW to data valid	_	7	ns
t _{LZOE}	OE LOW to low-Z	1	_	ns
t _{HZOE}	OE HIGH to high-Z [8]	_	7	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to low-Z [8]	3	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to high-Z ^[8]	_	7	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[9]	0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[9]	_	12	ns
Write Cycle [10, 11]		1	1	
t _{WC}	Write cycle time	12	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	9	_	ns
t _{AW}	Address setup to write end	9	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	9	_	ns
t _{SD}	Data setup to write end	7	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{LZWE}	WE HIGH to low-Z ^[8]	3	_	ns
t _{HZWE}	WE LOW to high-Z ^[8]	-	7	ns

Notes

<sup>Notes
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading shown in part a) of AC Test Loads and Waveforms[3], unless specified otherwise.
7. t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.
8. t_{HZOE}, t_{HZWE}, t_{LZOE}, t_{LZCE}, and t_{LZWE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms[3].
9. These parameters are guaranteed by design and are not tested.
10. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, and CE₂ = V_{IH}. Chip enables must be active and WE must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.</sup>



Switching Waveforms

Figure 4. Read Cycle No. 1 $^{[12,\ 13,\ 14]}$





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 14, 15]



Notes

12. $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and CE_2 such that when $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW. For all other combinations, $\overline{\text{CE}}$ is HIGH.

13. $\overline{\text{The}}$ device is continuously selected. $\overline{\text{CE}} = \text{V}_{\text{IL}}$.

14. $\overline{\text{WE}}$ is HIGH for read cycle.

15. Address valid before or similar to $\overline{\text{CE}}$ transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [16, 17, 18]





Figure 7. Write Cycle No. 2 (WE Controlled, OE LOW) [16, 17, 18]



^{16.} CE refers to the internal logical combination of \overline{CE}_1 and \overline{CE}_2 such that when \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW. For all other combinations, \overline{CE} is HIGH. 17. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

18. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high impedance state.




Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ – I/O ₇	Mode	Power
Н	Х	Х	Χ	High-Z	Power down	Standby (I _{SB})
Х	L	Х	Х	High-Z	Power down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read all bits	Active (I _{CC})
L	Н	Х	L	Data In	Write all bits	Active (I _{CC})
L	Н	Н	Н	High-Z	Selected, Outputs disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1089DV33-12BAXI	001-50044	48-ball FBGA (8 × 9.5 × 1.4 mm) (Pb-free)	Industrial


Ordering Code Definition





Package Diagram

Figure 8. 48-Ball FBGA (8 x 9.5 x 1.4 mm) (001-50044)



Acronyms

Acronym	Description	
CMOS	complementary metal oxide semiconductor	
FBGA	fine ball grid array	
I/O	input/output	
SRAM	static random access memory	
TTL	transistor-transistor logic	

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
μΑ	microamperes		
mA	milliampere		
MHz	megahertz		
ns	nanoseconds		
pF	picofarads		
V	volts		
Ω	ohms		
W	watts		



Document History Page

Document Title: CY7C1089DV33, 64-Mbit (8M x 8) Static RAM Document Number: 001-53993						
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change		
**	2746867	07/31/2009	VKN/AESA	New Data sheet		
*A	3100499	12/02/2010	PRAS	Updated Note 12. Changed datasheet status from Preliminary to Final. Updated Package Diagram and Sales, Solutions, and Legal Information. Added Acronyms, Document Conventions and Ordering Code Definition.		
*B	3178259	21/02/2011	PRAS	Post to external web.		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products PSoC Solutions

Automotive cypress.com/go/automotive cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-53993 Rev. *B

Revised February 21, 2011

Page 11 of 11