



UTRON

Rev 1.2


UT61L512

64K X 8 BIT HIGH SPEED CMOS SRAM

FEATURES

- Fast access time : 10/12/15 ns (max.)
- Low operating power consumption : 60 mA (typical)
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Three state outputs
- Package : 32-pin 300 mil SOJ
32-pin 8mmx20mm TSOP-I

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A15	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CE1, CE2	Chip Enable 1, 2 Inputs
WE	Write Enable Input
OE	Output Enable Input
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection


GENERAL DESCRIPTION

The UT61L512 is a 524,288-bit high-speed CMOS static random access memory organized as 524,288 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology.


The UT61L512 is designed for high-speed system applications. It is particularly suited for use in high-density high-speed system applications.

The UT61L512 operates from a single 3.3V power supply and all inputs and outputs are fully TTL compatible.

PIN CONFIGURATION



SOJ



TSOP-1

**ABSOLUTE MAXIMUM RATINGS***

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to V _{SS}	V _{TERM}	-0.5 to +7.0	V
Operating Temperature	T _A	0 to +70	
Storage Temperature	T _{STG}	-65 to +150	
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA
Soldering Temperature (under 10 sec)	T _{solder}	260	

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	$\overline{CE1}$	CE2	$\overline{OE}$	$\overline{WE}$	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	X	High - Z	I _{SB} , I _{SB1}
Standby	X	L	X	X	High - Z	I _{SB} , I _{SB1}
Output Disable	L	H	H	H	High - Z	I _{CC}
Read	L	H	L	H	D _{OUT}	I _{CC}
Write	L	H	X	L	D _{IN}	I _{CC}

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 3.1V~3.6V, T_A = 0 to 70)

PARAMETER	SYMBOL	TEST CONDITION		MIN.	MAX.	UNIT
Input High Voltage	V _{IH}			2.2	V _{CC} +0.5	V
Input Low Voltage	V _{IL}			- 0.5	0.8	V
Input Leakage Current	I _{LI}	V _{SS}	V _{IN} V _{CC}	- 1	1	μA
Output Leakage Current	I _{LO}	V _{SS} V _{I/O} V _{CC} CE1 = V _{IH} or CE2 = V _{IL} or OE = V _{IH} or WE = V _{IL}		- 1	1	μA
Output High Voltage	V _{OH}	I _{OH} = - 4mA		2.4	-	V
Output Low Voltage	V _{OL}	I _{OL} = 8mA		-	0.4	V
Operating Power	I _{CC}	CE1 = V _{IL} , CE2 = V _{IH}	- 10	-	180	mA
Supply Current		I _{I/O} = 0mA , Cycle=Min.	- 12	-	160	mA
			- 15	-	140	mA
Standby Power	I _{SB}	CE1 = V _{IH} or CE2 = V _{IL}		-	30	mA
Supply Current	I _{SB1}	CE1 V _{CC} -0.2V or CE2 0.2V		-	5	mA

Notes:

1. Overshoot : V_{CC}+3.0v for pulse width less than 8ns.
2. Undershoot : V_{SS}-3.0v for pulse width less than 8ns.
3. Overshoot and Undershoot are sampled, not 100% tested.

**CAPACITANCE** ($T_A=25^\circ\text{C}$, $f=1.0\text{MHz}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C_{IN}	-	8	pF
Input/Output Capacitance	$C_{I/O}$	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.3.3V
Output Load	$C_L=30\text{pF}$, $I_{OH}/I_{OL}=-4\text{mA}/8\text{mA}$

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.1\text{V}\sim 3.6\text{V}$, $T_A = 0^\circ\text{C}$ to 70°C)**(1) READ CYCLE**

PARAMETER	SYMBOL	UT61L512-10		UT61L512-12		UT61L512-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t_{RC}	10	-	12	-	15	-	ns
Address Access Time	t_{AA}	-	10	-	12	-	15	ns
Chip Enable Access Time	t_{ACE1} , t_{ACE1}	-	10	-	12	-	15	ns
Output Enable Access Time	t_{OE}	-	5	-	6	-	7	ns
Chip Enable to Output in Low Z	t_{CLZ1*} , t_{CLZ2*}	2	-	3	-	4	-	ns
Output Enable to Output in Low Z	t_{OLZ*}	0	-	0	-	0	-	ns
Chip Disable to Output in High Z	t_{CHZ1*} , t_{CHZ2*}	-	5	-	6	-	7	ns
Output Disable to Output in High Z	t_{OHZ*}	-	5	-	6	-	7	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns

(2) WRITE CYCLE



PARAMETER	SYMBOL	UT61L512-10		UT61L512-12		UT61L512-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t_{WC}	10	-	12	-	15	-	ns
Address Valid to End of Write	t_{AW}	8	-	10	-	12	-	ns
Chip Enable to End of Write	t_{CW1} , t_{CW2}	8	-	10	-	12	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	8	-	9	-	10	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Data to Write Time Overlap	t_{DW}	6	-	7	-	8	-	ns
Data Hold from End of Write Time	t_{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t_{OW*}	2	-	3	-	4	-	ns
Write to Output in High Z	t_{WHZ*}	-	6	-	7	-	8	ns

*These parameters are guaranteed by device characterization, but not production tested.





TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2,4)

READ CYCLE 2 ($\overline{CE1}$, $\overline{CE2}$ and $\overline{OE}$ Controlled) (1,3,5,6)

Notes :

1. $\overline{WE}$ is HIGH for read cycle.
2. Device is continuously selected $\overline{CE1}=V_{IL}$ and $\overline{CE2}=V_{IH}$.
3. Address must be valid prior to or coincident with $\overline{CE1}$ and $\overline{CE2}$ transition; otherwise t_{AA} is the limiting parameter.
4. $\overline{OE}$ is low.
5. t_{CLZ1} , t_{CLZ2} , t_{OLZ} , t_{CHZ1} , t_{CHZ2} and t_{OHZ} are specified with $C_L=5pF$. Transition is measured $\pm 500mV$ from steady state.
6. At any given temperature and voltage condition, t_{CHZ1} is less than t_{CLZ1} , t_{CHZ2} is less than t_{CLZ2} , t_{OHZ} is less than t_{OLZ} .

**WRITE CYCLE 1 ($\overline{WE}$ Controlled) (1,2,3,5)****WRITE CYCLE 2 ($\overline{CE1}$ and $\overline{CE2}$ Controlled) (1,2,5)**

Notes :

1. $\overline{WE}$ or $\overline{CE1}$ must be HIGH during all address transitions.
2. A write occurs during the overlap of a low $\overline{CE1}$ and a low $\overline{WE}$.
3. During a $\overline{WE}$ controlled with write cycle with $\overline{OE}$ LOW, t_{WP} must be greater than $t_{WHZ} + t_{OW}$ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CE1}$ LOW transition occurs simultaneously with or after $\overline{WE}$ LOW transition, the outputs remain in a high impedance state.
6. t_{OW} and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.




UTRON

Rev 1.2

UT61L512
32K X 8 BIT HIGH SPEED CMOS SRAM

PACKAGE OUTLINE DIMENSION

32PIN SOJ Package Outline Dimension






UTRON

Rev 1.2

UT61L512
32K X 8 BIT HIGH SPEED CMOS SRAM

32PIN TSOP-I Package Outline Dimension



SYMBOL	UNIT	INCH(BASE)	MM(REF)
A		0.047 (MAX)	1.20 (MAX)
A1		0.004 ± 0.002	0.10 ± 0.05
A2		0.039 ± 0.002	1.00 ± 0.05
b		0.008 + 0.002 - 0.001	0.20 + 0.05 - 0.03
c		0.005 (TYP)	0.127 (TYP)
D		0.724 ± 0.004	18.40 ± 0.10
E		0.315 ± 0.004	8.00 ± 0.10
e		0.020 (TYP)	0.50 (TYP)
HD		0.787 ± 0.008	20.00 ± 0.20
L		0.0197 ± 0.004	0.50 ± 0.10
L1		0.0315 ± 0.004	0.08 ± 0.10
y		0.003 (MAX)	0.076 (MAX)
Θ		0° 5°	0° 5°



UTRON

Rev 1.2

UT61L512

32K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	PACKAGE
UT61L512JC-10	10	32PIN SOJ
UT61L512JC-12	12	32PIN SOJ
UT61L512JC-15	15	32PIN SOJ
UT61L512LC-10	10	32PIN TSOP-I
UT61L512LC-12	12	32PIN TSOP-I
UT61L512LC-15	15	32PIN TSOP-I



UTRON

Rev 1.2

UT61L512

32K X 8 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

REVISION	DESCRIPTION	DATE
REV. 1.0	Original.	AUG. 24,1999
REV 1.1	Revise "WRITE CYCLE"	OCT. 18,1999
REV. 1.2	The symbols CE1#,OE# and WE# are revised as $\overline{CE1}$, $\overline{OE}$ and $\overline{WE}$.	MAY. 25,2001



Rev 1.2

UTRON

UT61L512

32K X 8 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.