## 16/8-BIT SINGLE-CHIP MICROCONTROLLERS

The $\mu$ PD784224 and 784225 are products of the $\mu$ PD784225 Subseries in the $78 \mathrm{~K} /$ IV Series. Besides a highspeed and high performance CPU, these controllers have ROM, RAM, I/O ports, 8-bit resolution A/D and D/A converters, timers, serial interfaces, a real-time output port, interrupt functions, and various other peripheral hardware.

The $\mu$ PD784224Y and 784225Y are based on the $\mu$ PD784225 Subseries with the addition of a multimastersupporting $\mathrm{I}^{2} \mathrm{C}$ bus interface.

Flash memory versions, the $\mu$ PD78F4225 and 78F4225Y, which replace the internal ROM of the mask ROM version with flash memory, and various development tools are also available.

The functions are explained in detail in the following user's manuals. Be sure to read this manual when designing your system.
$\mu$ PD784225, 784225Y Subseries User's Manual - Hardware : U12697E
78K/IV Series User's Manual - Instruction

## FEATURES

- $\mathrm{I}^{2} \mathrm{C}$ bus
- ROM correction
- Inherits peripheral functions of $\mu$ PD780058Y Subseries
- Minimum instruction execution time 160 ns (main system clock $\mathrm{fxx}=12.5 \mathrm{MHz}$ )
$61 \mu \mathrm{~s}$ (subsystem clock $\mathrm{fxt}=32.768 \mathrm{kHz}$ )
- I/O port: 67 pins
- Timer/counter: 16-bit timer/counter $\times 1$ unit

8 -bit timer/counter $\times 4$ units

- Serial interface: 3 channels

UART/IOE (3-wire serial I/O): 2 channels
CSI (3-wire serial I/O, multi-master supporting $\mathrm{I}^{2} \mathrm{C}$ bus $\left.{ }^{\text {Note }}\right)$ : 1 channel
Note $\mu$ PD784225Y Subseries only

- Standby function

HALT/STOP/IDLE mode
In power-saving mode: HALT/IDLE mode (with subsystem clock)

- Clock division function
- Watch timer: 1 channel
- Watchdog timer: 1 channel
- Clock output function
 selectable
- Buzzer output function
$\mathrm{fxx} / 2^{10}, \mathrm{fxx} / 2^{11}, \mathrm{fxx} / 2^{12}, \mathrm{fxx} / 2^{13}$ selectable
- A/D converter: 8 -bit resolution $\times 8$ channels
- D/A converter: 8-bit resolution $\times 2$ channels
- Supply voltage: VDD $=1.8$ to 5.5 V


## APPLICATION FIELD

Car audio, portable audio, telephones, etc.

Unless contextually excluded, references in this document to $\mu$ PD784225 mean $\mu$ PD784224, $784225,784224 \mathrm{Y}$, and 784225 Y . confirm that this is the latest version.

## ^ ORDERING INFORMATION

| Part Number | Package | Internal ROM (Bytes) | Internal RAM (Bytes) |
| :---: | :---: | :---: | :---: |
| $\mu$ PD784224GC-xxx-8BT | 80-pin plastic QFP ( $14 \times 14 \mathrm{~mm}$ ) | 96 K | 3,584 |
| $\mu$ PD784224GK-××x-9EUNote | 80-pin plastic TQFP (fine pitch) ( $14 \times 20 \mathrm{~mm}$ ) | 96 K | 3,584 |
| $\mu$ PD784225GC-×××-8BT | 80 -pin plastic QFP ( $14 \times 14 \mathrm{~mm}$ ) | 128 K | 4,352 |
| $\mu$ PD784225GK-xxx-9EU | 80 -pin plastic TQFP (fine pitch) $(14 \times 20 \mathrm{~mm})$ | 128 K | 4,352 |
| $\mu$ PD784224YGC-xxx-8BT | 80 -pin plastic QFP ( $14 \times 14 \mathrm{~mm}$ ) | 96 K | 3,584 |
| $\mu$ PD784224YGK-xxx-9EU | 80-pin plastic TQFP (fine pitch) ( $14 \times 20 \mathrm{~mm}$ ) | 96 K | 3,584 |
| $\mu$ PD784225YGC-xxx-8BTNote | 80 -pin plastic QFP ( $14 \times 14 \mathrm{~mm}$ ) | 128 K | 4,352 |
| $\mu$ PD784225YGK-×xx-9EUNote | 80 -pin plastic TQFP (fine pitch) $(14 \times 20 \mathrm{~mm})$ | 128 K | 4,352 |

Note Under development

Remark $\times x \times$ indicates a ROM code suffix.

## * 78K/IV SERIES LINEUP



Supports multi-master $I^{2} \mathrm{C}$ bus
 On-chip analog circuit for VCRs Enhanced timer

[^0]
## FUNCTIONS

| Part Number <br> Item |  | $\mu$ PD784224, $\mu$ PD784224Y |  | $\mu$ PD784225, $\mu$ PD784225Y |
| :---: | :---: | :---: | :---: | :---: |
| Number of basic instructions (mnemonics) |  | 113 |  |  |
| General-purpose register |  | 8 bits $\times 16$ registers $\times 8$ banks, or 16 bits $\times 8$ registers $\times 8$ banks (memory mapping) |  |  |
| Minimum instruction execution time |  | - $160 \mathrm{~ns} / 320 \mathrm{~ns} / 640 \mathrm{~ns} / 1,280 \mathrm{~ns} / 2,560 \mathrm{~ns}$ (main system clock: $\mathrm{fxx}^{2}=12.5 \mathrm{MHz}$ ) <br> - $61 \mu$ (subsystem clock: $\mathrm{fxt}^{2}=32.768 \mathrm{kHz}$ ) |  |  |
| Internal memory | ROM | 96 Kbytes | 128 Kbytes |  |
|  | RAM | 3,584 bytes | 4,352 bytes |  |
| Memory space |  | 1 MB with program and data spaces combined |  |  |
| I/O port | Total | 67 |  |  |
|  | CMOS Input | 8 |  |  |
|  | CMOS I/O | 59 |  |  |
| Pins with ancillary functions ${ }^{\text {Note }} 1$ | Pins with pull-up resistor | 57 |  |  |
|  | LEDs direct drive output | 16 |  |  |
| Real-time output port |  | 4 bits $\times 2$, or 8 bits $\times 1$ |  |  |
| Timer |  | Timer/event counter <br> (16-bit) Timer counter $\times 1$ <br> Capture/compare register $\times 2$ Pulse output <br> - PWM/PPG output <br>  <br>   - Square wave output <br>  - One-shot pulse output  |  |  |
|  |  | Timer/event counter $1:$ Timer counter $\times 1$ <br> (8-bit) Compare register $\times 1$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | Timer/event counter $2:$ Timer counter $\times 1$ <br> (8-bit) Compare register $\times 1$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | Timer 5 $:$ <br> $(8$-bit $)$ Timer counter $\times 1$ <br> Compare register $\times 1$  |  |  |
|  |  | Timer 6 $:$Timer counter $\times 1$ <br> (8-bit) <br> Compare register $\times 1$  |  |  |
| Serial interface |  | - UART/IOE (3-wire serial I/O): 2 channels (on-chip baud rate generator) <br> - CSI (3-wire serial I/O, I ${ }^{2}$ C bus ${ }^{\text {Note }} 2$ supporting multi master): 1 channel |  |  |
| A/D converter |  | 8 -bit resolution $\times 8$ channels |  |  |
| D/A converter |  | 8 -bit resolution $\times 2$ channels |  |  |
| Clock output |  |  |  |  |
| Buzzer output |  | Selectable from $\mathrm{fxx} / 2^{10}, \mathrm{fxx}^{2} / 2^{11}, \mathrm{fxx}^{2} / 2^{12}, \mathrm{fxx} / 2^{13}$ |  |  |
| Watch timer |  | 1 channel |  |  |
| Watchdog timer |  | 1 channel |  |  |
| Standby |  | - HALT/STOP/IDLE mode <br> - In power-saving mode (with subsystem clock): HALT/IDLE mode |  |  |
| Interrupt | Hardware | 25 (internal: 18, external: 7) |  |  |
|  | Software | BRK instruction, BRKCS instruction, operand error |  |  |
|  | Non-maskable | Internal: 1, external: 1 |  |  |
|  | Maskable | Internal: 17, external: 6 |  |  |
|  |  | - 4 programmable priority levels <br> - 3 service modes: vectored interrupt/macro service/context switching |  |  |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}=1.8$ to 5.5 V |  |  |
| Package |  | - 80 -pin plastic QFP( $14 \times 14 \mathrm{~mm}$ ) <br> - 80-pin plastic TQFP (fine pitch) $(12 \times 12 \mathrm{~mm})$ |  |  |

Notes 1. The pins with ancillary functions are included in the I/O pins.
2. $\mu$ PD784225Y Subseries only

## CONTENTS

1. DIFFERENCES AMONG MODELS IN $\mu$ PD784225, 784225Y SUBSERIES ..... 7
2. MAJOR DIFFERENCES BETWEEN $\mu$ PD784216Y SUBSERIES AND $\mu$ PD780058Y SUBSERIES ..... 8
3. PIN CONFIGURATION (Top View) ..... 9
4. BLOCK DIAGRAM ..... 11
5. PIN FUNCTION ..... 12
5.1 Port Pins ..... 12
5.2 Pins Other Than Port Pins ..... 14
5.3 I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins ..... 16
6. CPU ARCHITECTURE ..... 20
6.1 Memory Space ..... 20
6.2 CPU Registers ..... 23
6.2.1 General-purpose registers ..... 23
6.2.2 Control registers ..... 24
6.2.3 Special function registers (SFRs) ..... 25
7. PERIPHERAL HARDWARE FUNCTIONS ..... 30
7.1 Ports ..... 30
7.2 Clock Generator ..... 31
7.3 Real-Time Output Port ..... 33
7.4 Timer ..... 34
7.5 A/D Converter ..... 37
7.6 D/A Converter ..... 38
7.7 Serial Interface ..... 39
7.7.1 Asynchronous serial interface/3-wire serial I/O (UART/IOE) ..... 40
7.7.2 Clocked serial interface (CSI) ..... 42
7.8 Clock Output Function ..... 43
7.9 Buzzer Output Function ..... 44
7.10 Edge Detection Function ..... 44
7.11 Watch Timer ..... 44
7.12 Watchdog Timer ..... 45
8. INTERRUPT FUNCTION ..... 46
8.1 Interrupt Sources ..... 46
8.2 Vectored Interrupt ..... 48
8.3 Context Switching ..... 49
8.4 Macro Service ..... 49
8.5 Application Example of Macro Service ..... 50
9. LOCAL BUS INTERFACE ..... 51
9.1 Memory Expansion ..... 51
9.2 Programmable Wait ..... 51
9.3 External Access Status Function ..... 51
10. STANDBY FUNCTION ..... 52
11. RESET FUNCTION ..... 54
12. ROM CORRECTION ..... 55
13. INSTRUCTION SET ..... 56
^ 14. ELECTRICAL SPECIFICATIONS ..... 61
14. PACKAGE DRAWINGS ..... 82
^ 16. RECOMMENDED SOLDERING CONDITIONS ..... 84
APPENDIX A. DEVELOPMENT TOOLS ..... 85
APPENDIX B. RELATED DOCUMENTS ..... 88

## 1. DIFFERENCES AMONG MODELS IN $\mu$ PD784225, 784225 Y SUBSERIES

The only difference among the $\mu$ PD784224 and 784225 lies in the internal memory capacity.
The $\mu$ PD784224Y and 784225 Y are based on the $\mu \mathrm{PD} 784224$ and 784225 respectively, with the addition of an $\mathrm{I}^{2} \mathrm{C}$ bus control function.

The $\mu$ PD78F4225 and 78F4225Y are provided with a 128-Kbyte flash memory instead of the mask ROM of the above models. These differences are summarized in Table 1-1.

Table 1-1. Differences among Models in $\mu$ PD784225, 784225Y Subseries

| Part Number Item | $\mu$ PD784224, $\mu$ PD784224Y | $\mu$ PD784225, $\mu$ PD784225Y | $\mu$ PD78F4225, $\mu$ PD78F4225Y |
| :---: | :---: | :---: | :---: |
| Internal ROM | 96 Kbytes (mask ROM) | 128 Kbytes (mask ROM) | 128 Kbytes <br> (Flash memory) |
| Internal RAM | 3,584 bytes | 4,352 bytes |  |
| Internal memory size switching register (IMS) Note | None |  | Provided |
| Supply voltage | $\mathrm{V}_{\mathrm{dD}}=1.8$ to 5.5 V |  | $\mathrm{V}_{\mathrm{DD}}=1.9$ to 5.5 V |
| Electrical specifications | Refer to the data sheet for each device. |  |  |
| Recommended soldering conditions |  |  |  |
| TEST pin | Provided |  | None |
| Vpp pin | None |  | Provided |

Note The internal flash memory capacity and internal RAM capacity can be changed using the internal memory size switching register (IMS).

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (not engineering samples) of the mask ROM version.
2. MAJOR DIFFERENCES BETWEEN $\mu$ PD784216Y SUBSERIES AND $\mu$ PD780058Y SUBSERIES

| Series Name <br> Item |  | $\mu$ PD784225, 784225 Y Subseries | $\mu$ PD784216Y Subseries | $\mu$ PD780058Y Subseries |
| :---: | :---: | :---: | :---: | :---: |
| CPU |  | 16-bit CPU |  | 8-bit CPU |
| Minimum instruction execution time | With main system clock selected | 160 ns (at 12.5 MHz) |  | 400 ns (at 5.0 MHz ) |
|  | With subsystem clock | $61 \mu \mathrm{~s}$ (at 32.768 kHz ) |  | $122 \mu \mathrm{~s}$ (at 32.768 kHz ) |
| Memory space |  | 1 Mbytes |  | 64 Kbytes |
| I/O port | Total | 67 pins | 86 pins | 68 pins |
|  | CMOS input | 8 pins | 8 pins | 2 pins |
|  | CMOS I/O | 59 pins | 72 pins | 62 pins |
|  | N-ch open-drain I/O | - | 6 pins | 4 pins |
| Pins with ancillary function Note 1 | Pins with pull-up resistor | 57 pins | 70 pins | 66 pins (flash memory model: 62 pins) |
|  | LED direct drive output | 16 pins | 22 pins | 12 pins |
|  | Medium-voltage pin | - | 6 pins | 4 pins |
| Timer/counter |  | - 16-bit timer/event counter $\times 1$ unit <br> - 8 -bit timer/event counter $\times 4$ units | - 16-bit timer/event counter $\times 1$ unit <br> - 8 -bit timer/event counter $\times 6$ units | - 16-bit timer/event counter $\times 1$ unit <br> - 8 -bit timer/event counter $\times 2$ units |
| Serial interface |  | - UART/IOE ( 3 -wire serial I/O) $\times 2$ channels <br> - CSI (3-wire serial I/O, multi-master supporting $I^{2} \mathrm{C}$ bus $\left.{ }^{\text {Note }}{ }^{2}\right) \times 1$ channel |  | - UART (time-division transfer function)/IOE (3-wire serial I/O) $\times 2$ channels <br> - CSI (3-wire serial I/O, 2-wire serial I/O, $\mathrm{I}^{2} \mathrm{C}$ bus) $\times 1$ channel <br> - CSI (3-wire serial I/O with automatic transmission/reception function) $\times 1$ channel |
| Interrupt | NMI pin | Provided |  | None |
|  | Macro service | Provided |  | None |
|  | Context switching | Provided |  | None |
|  | Programmable priority | 4 levels |  | 2 levels |
| Standby function |  | - HALT/STOP/IDLE mode <br> - Power-saving mode: HALT/IDLE Mode |  | HALT/STOP mode |
| ROM correction |  | Provided | None | Provided |
| Package |  | - 80-pin plastic QFP $(14 \times 14 \mathrm{~mm})$ <br> - 80-pin plastic TQFP (fine pitch) $(12 \times 12 \mathrm{~mm})$ | -100-pin plastic QFP (fine pitch) $(14 \times 14 \mathrm{~mm})$ <br> -100-pin plastic QFP <br> $(14 \times 20 \mathrm{~mm})$ | - 80-pin plastic QFP $(14 \times 14 \mathrm{~mm})$ <br> - 80-pin plastic TQFP (fine pitch) $(12 \times 12 \mathrm{~mm})$ |

Notes 1. Pins with ancillary function are included in the $\mathrm{I} / \mathrm{O}$ pins.
2. $\mu$ PD784225Y and 784216Y Subseries only

## 3. PIN CONFIGURATION (Top View)

- 80-pin plastic QFP ( $14 \times 14 \mathrm{~mm}$ ) $\mu$ PD784224GC- $x \times x-8 \mathrm{BT}$, $\mu$ PD784224YGC- $\times \times x-8 \mathrm{BT}$, $\mu$ PD784225GC- $-\times x-8$ BT, $\mu$ PD784225YGC- $\times \times x-8$ BT
- 80-pin plastic TQFP (fine pitch) ( $12 \times 12 \mathrm{~mm}$ ) $\mu$ PD784224GK- $\times \times \times$-BE9, $\mu$ PD784224YGK- $\times \times \times-$ BE9, $\mu$ PD784225GK-××x-BE9, $\mu$ PD784225YGK-××x-BE9


Notes 1. The SCL0 and SDA0 pins are available in $\mu$ PD784225Y Subseries only.
2. Connect the TEST pin to Vsso directly or via a pull-down resistor. For the pull-down connection, use of a resistor with a resistance ranging from $470 \Omega$ to $10 \mathrm{k} \Omega$ is recommended.

## Caution Connect the AVss pin to Vsso.

Remark When using in applications where noise from inside the microcomputer has to be reduced, it is recommended to take countermeasures against noise such as supplying power to VDDo and VDD1 independently, and connecting Vsso and Vss1 to different ground lines.

| A8 to A19 | : Address Bus | P130, P131 | : Port13 |
| :---: | :---: | :---: | :---: |
| AD0 to AD7 | Address/Data Bus | PCL | Programmable Clock |
| ANI0 to ANI7 | : Analog Input | $\overline{\mathrm{RD}}$ | : Read Strobe |
| ANO0, ANO1 | : Analog Output | $\overline{\text { RESET }}$ | Reset |
| ASCK1, ASCK2 | : Asynchronous Serial Clock | RTP0 to RTP7 | Real-time Output Port |
| ASTB | : Address Strobe | RxD1, RxD2 | : Receive Data |
| AVDD | : Analog Power Supply | $\overline{\text { SCK0 }}$ to $\overline{\text { SCK2 }}$ | : Serial Clock |
| AVref1 | : Analog Reference Voltage | SCLO ${ }^{\text {Note }}$ | : Serial Clock |
| AVss | : Analog Ground | SDA0 ${ }^{\text {Note }}$ | : Serial Data |
| BUZ | : Buzzer Clock | SIO to SI2 | : Serial Input |
| EXA | : External Access Status Output | SO0 to SO2 | : Serial Output |
| INTP0 to INTP5 | : Interrupt from Peripherals | TEST | : Test |
| NMI | : Non-maskable Interrupt | TIOO, TIO1, TI1, | Timer Input |
| P00 to P05 | : Port0 | TO0 to TO2 | : Timer Output |
| P10 to P17 | : Port1 | TxD1, TxD2 | : Transmit Data |
| P 20 to P27 | : Port2 | Vddo, Vdd1 | : Power Supply |
| P30 to P37 | : Port3 | Vsso, Vss1 | : Ground |
| P40 to P47 | : Port4 | WAIT | : Wait |
| P50 to P57 | : Port5 | $\overline{\mathrm{WR}}$ | : Write Strobe |
| P60 to P67 | : Port6 | $\mathrm{X} 1, \mathrm{X} 2$ | : Crystal (Main System Clock) |
| P70 to P72 | : Port7 | XT1, XT2 | : Crystal (Subsystem Clock) |
| P120 to P127 | : Port12 |  |  |

Note The SCL0 and SDA0 pins are available in $\mu$ PD784225Y Subseries only.

## 4. BLOCK DIAGRAM



Note This function supports the $\mathrm{I}^{2} \mathrm{C}$ bus interface and is available in $\mu$ PD784225Y Subseries only.

Remark The internal ROM and RAM capacities differ depending on the model.

## 5. PIN FUNCTION

### 5.1 Port Pins (1/2)

| Pin Name | 1/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| P00 | I/O | INTP0 | Port 0 (P0): <br> -6-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P01 |  | INTP1 |  |
| P02 |  | INTP2/NM1 |  |
| P03 |  | INTP3 |  |
| P04 |  | INTP4 |  |
| P05 |  | INTP5 |  |
| P10 to P17 | Input | ANIO to ANI7 | Port 1 (P1): <br> - 8-bit input port |
| P20 | I/O | RxD1/SI1 | Port 2 (P2): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P21 |  | TxD1/SO1 |  |
| P22 |  | ASCK1/SCK1 |  |
| P23 |  | PCL |  |
| P24 |  | BUZ |  |
| P25 |  | SIO/SDA0 ${ }^{\text {Note }}$ |  |
| P26 |  | SOO |  |
| P27 |  | $\overline{\text { SCK0 }} /$ SCL0 ${ }^{\text {Note }}$ |  |
| P30 | I/O | TO0 | Port 3 (P3): <br> -8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P31 |  | TO1 |  |
| P32 |  | TO2 |  |
| P33 |  | Tl1 |  |
| P34 |  | TI2 |  |
| P35 |  | TIOO |  |
| P36 |  | TI01 |  |
| P37 |  | EXA |  |
| P40 to P47 | I/O | AD0 to AD7 | Port 4 (P4): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. <br> - Can drive LEDs. |
| P50 to P57 | I/O | A8 to A15 | Port 5 (P5): <br> -8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. <br> - Can drive LEDs. |

Note This function is available in $\mu$ PD784255Y Subseries only.

### 5.1 Port Pins (2/2)

| Pin Name | I/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| P60 | I/O | A16 | Port 6 (P6): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. |
| P61 |  | A17 |  |
| P62 |  | A18 |  |
| P63 |  | A19 |  |
| P64 |  | $\overline{\mathrm{RD}}$ |  |
| P65 |  | $\overline{\mathrm{WR}}$ |  |
| P66 |  | $\overline{\text { WAIT }}$ |  |
| P67 |  | ASTB |  |
| P70 | I/O | RxD2/SI2 | Port 7 (P7): <br> - 3-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. |
| P71 |  | TxD2/SO2 |  |
| P72 |  | ASCK2/SCK2 |  |
| P120 to P127 | I/O | RTP0 to RTP7 | Port 12 (P12): <br> -8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. |
| P130, P131 | I/O | ANO0, ANO1 | Port 13 (P13): <br> - 2-bit I/O port <br> - Can be set in input or output mode bit-wise. |

### 5.2 Pins Other Than Port Pins (1/2)

| Pin Name | I/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| TIOO | Input | P35 | External count clock input to 16-bit timer register |
| TI01 |  | P36 | Capture trigger signal input to capture/compare register 00 |
| TI1 |  | P33 | External count clock input to 8-bit timer register 1 |
| TI2 |  | P34 | External count clock input to 8-bit timer register 2 |
| TOO | Output | P30 | 16-bit timer output (shared by 14-bit PWM output) |
| TO1 |  | P31 | 8 -bit timer output (shared by 8 -bit PWM output) |
| TO2 |  | P32 |  |
| RxD1 | Input | P20/SI1 | Serial data input (UART1) |
| RxD2 |  | P70/SI2 | Serial data input (UART2) |
| TxD1 | Output | P21/SO1 | Serial data output (UART1) |
| TxD2 |  | P71/SO2 | Serial data output (UART2) |
| ASCK1 | Intput | P22/SCK1 | Baud rate clock input (UART1) |
| ASCK2 |  | P72/SCK2 | Baud rate clock input (UART2) |
| SIO | Input | P25/SDA0 ${ }^{\text {Note }}$ | Serial data input (3-wire serial clock I/O0) |
| SI1 |  | P20/RxD1 | Serial data input (3-wire serial clock I/O1) |
| SI2 |  | P70/RxD2 | Serial data input (3-wire serial clock I/O2) |
| SOO | Output | P26 | Serial data output (3-wire serial I/O0) |
| SO1 |  | P21/TxD1 | Serial data output (3-wire serial I/O1) |
| SO2 |  | P71/TxD2 | Serial data output (3-wire serial I/O2) |
| SDA0 ${ }^{\text {Note }}$ | I/O | P25/SIO | Serial data input/output ( ${ }^{2} \mathrm{C}$ bus) |
| $\overline{\text { SCKO }}$ | I/O | P27/SCL0 ${ }^{\text {Note }}$ | Serial clock input/output (3-wire serial I/O0) |
| SCK1 |  | P22/ASCK1 | Serial clock input/output (3-wire serial I/O1) |
| $\overline{\text { SCK2 }}$ |  | P72/ASCK2 | Serial clock input/output (3-wire serial I/O2) |
| SCL0 ${ }^{\text {Note }}$ |  | P27/SCK0 | Serial clock input/output ( $1^{2} \mathrm{C}$ bus) |
| NMI | Input | P02/INTP2 | Non-maskable interrupt request input |
| INTP0 |  | P00 | External interrupt request input |
| INTP1 |  | P01 |  |
| INTP2 |  | P02/NMI |  |
| INTP3 |  | P03 |  |
| INTP4 |  | P04 |  |
| INTP5 |  | P05 |  |
| PCL | Output | P23 | Clock output (for trimming main system clock and subsystem clock) |
| BUZ | Output | P24 | Buzzer output |
| RTP0 to RTP7 | Output | P120 to P127 | Real-time output port that outputs data in synchronization with trigger |
| AD0 to AD7 | I/O | P40 to P47 | Low-order address/data bus when external memory is connected |
| A8 to A15 | Output | P50 to P57 | Middle-order address bus when external memory is connected |
| A16 to A19 |  | P60 to P63 | High-order address bus when external memory is connected |

Note This function is available in $\mu$ PD784255Y Subseries only.

### 5.2 Pins Other Than Port Pins (2/2)

| Pin Name | 1/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RD}}$ | Output | P64 | Strobe signal output for read operation of external memory |
| $\overline{\mathrm{WR}}$ |  | P65 | Strobe signal output for write operation of external memory |
| WAIT | Input | P66 | To insert wait state(s) when external memory is accessed |
| ASTB | Output | P67 | Strobe output to externally latch address information output to ports 4 to 6 to access external memory |
| EXA | Output | P37 | External access status output |
| $\overline{\text { RESET }}$ | Input | - | System reset input |
| X1 | Input | - | To connect main system clock oscillation crystal |
| X2 | - |  |  |
| XT1 | Input | - | To connect subsystem clock oscillation crystal |
| XT2 | - |  |  |
| ANIO to ANI7 | Input | P10 to P17 | Analog voltage input for A/D converter |
| ANO0, ANO1 | Output | P130, P131 | Analog voltage output for D/A converter |
| AVref 1 | - | - | To apply reference voltage for D/A converter |
| AVdd |  |  | Positive power supply for A/D converter. Connected to Vodo. |
| AVss |  |  | GND for A/D converter and D/A converter. Connected to Vsso. |
| VDDo |  |  | Positive power supply for port block |
| Vsso |  |  | GND potential for port block |
| VDD1 |  |  | Positive power supply (except port block) |
| Vss1 |  |  | GND potential (except port block) |
| TEST |  |  | Connect this pin to Vsso directly or via pull-down resistor. For the pull-down connection, use of a resistor with a resistance ranging from $470 \Omega$ to $10 \mathrm{k} \Omega$ is recommended. |

### 5.3 I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins

Table 5-1 shows symbols indicating the I/O circuit types of the respective pins and the recommended connection of unused pins.

For the circuit diagram of each type of I/O circuit, refer to Figure 5-1.
$\star \quad$ Table 5-1. I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins (1/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connections of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/INTP0 | 8-K | I/O | Input : Individually connected to Vsso via resistor <br> Output: Open |
| P01/INTP1 |  |  |  |
| P02/INTP2/NMI |  |  |  |
| P03/INTP3 to P05/INTP5 |  |  |  |
| P10/ANI0 to P17/ANI7 | 9 | Input | Connected to Vsso or Vodo |
| P20/RxD1/SI1 | 10-1 | I/O | Input : Individually connected to Vsso via resistor Output: Open |
| P21/TxD1/SO1 | 10-J |  |  |
| P22/ASCK1/ $\overline{\text { SCK1 }}$ | 10-I |  |  |
| P23/PCL | 10-J |  |  |
| P24/BUZ |  |  |  |
| P25/SDA0 ${ }^{\text {Note } / S I 0}$ | 10-I |  |  |
| P26/SO0 | 10-J |  |  |
| P27/SCL0Note/ $\overline{\text { SCK0 }}$ | 10-1 |  |  |
| P30/TO0 to P32/TO2 | 8-M |  |  |
| P33/TI1, P34/TI2 | 8-K |  |  |
| P35/TI00, P36/TI01 | 8-L |  |  |
| P37/EXA | 8-M |  |  |
| P40/AD0 to P47/AD7 | 5-H |  |  |
| P50/A8 to P57/A15 |  |  |  |
| P60/A16 to P63/A19 |  |  |  |
| P64/RD |  |  |  |
| P65/WR |  |  |  |
| P66/WAIT |  |  |  |
| P67/ASTB |  |  |  |
| P70/RxD2/SI2 | 8-K |  |  |
| P71/TxD2/SO2 | 8-L |  |  |
| P72/ASCK2/SCK2 | 8-K |  |  |

Note This function is available in $\mu$ PD784255Y Subseries only.

Remark Because the circuit type numbers are standardized among the 78 K Series products, they are not sequential in some models (i.e., some circuits are not provided).

Table 5-1. I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins (2/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connections of Unused Pins |
| :---: | :---: | :---: | :---: |
| P120/RTP0 to P127/RTP7 | 8-K | I/O | Input : Individually connected to Vsso via resistor <br> Output: Open |
| P130/ANO0, P131/ANO1 | 12-D |  |  |
| RESET | 2-G | Input | - |
| XT1 | 16 |  | Connected to Vsso |
| XT2 |  | - | Open |
| AV $\mathrm{ref}^{1}$ | - |  | Connected to VdDo |
| AVDD |  |  |  |
| AVss |  |  | Connected to Vsso |
| TEST/VPP ${ }^{\text {Note }}$ |  |  | Directly connected to Vsso |

Note VPP pin is available in $\mu$ PD78F4225, 78F4255Y only.

Remark Because the circuit type numbers are standardized among the 78 K Series products, they are not sequential in some models (i.e., some circuits are not provided).

Figure 5-1. Types of Pin I/O Circuits (1/2)


Figure 5-1. Types of Pin I/O Circuits (2/2)


## 6. CPU ARCHITECTURE

### 6.1 Memory Space

A memory space of 1 Mbyte can be accessed. Mapping of the internal data area (special function registers and internal RAM) can be specified the LOCATION instruction. The LOCATION instruction must be always executed after RESET cancellation, and must not be used more than once.

## (1) When LOCATION OH instruction is executed

- Internal memory

The internal data area and internal ROM area are mapped as follows:

| Part Number | Internal Data Area | Internal ROM Area |
| :--- | :--- | :--- |
| $\mu$ PD784224, | OF100H to 0FFFFH | 00000 H to 0 FOFFH |
| $\mu$ PD784224Y |  | 10000 H to $17 F F F H$ |
| $\mu$ PD784225, | 0EE00H to 0FFFFH | 00000 H to 0 EDFFH |
| $\mu$ PD784225Y |  | 10000 H to 1 FFFFH |

Caution The following areas that overlap the internal data area of the internal ROM cannot be used when the LOCATION OH instruction is executed.

| Part Number | Unusable Area |
| :--- | :---: |
| $\mu$ PD784224, <br> $\mu$ PD784224Y | OF100H to 0FFFFH (3,840 bytes) |
| $\mu$ PD784225, <br> $\mu$ PD784225Y | 0EE00H to 0FFFFH (4,608 bytes) |

- External memory

The external memory is accessed in external memory expansion mode.
(2) When LOCATION OFH instruction is executed

- Internal memory

The internal data area and internal ROM area are mapped as follows:

| Part Number | Internal Data Area | Internal ROM Area |
| :--- | :---: | :---: |
| $\mu \mathrm{PD} 784224$, <br> $\mu \mathrm{PD} 784224 \mathrm{Y}$ | FF100H to FFFFFH | 00000 H to 17FFFH |
| $\mu \mathrm{PD} 784225$, <br> $\mu \mathrm{PD} 784225 \mathrm{Y}$ | FEE00H to FFFFFH | 00000 H to 1FFFFH |

## - External memory

The external memory is accessed in external memory expansion mode.
Notes 1. Accessed in external memory expansion mode.
2. This 3,840 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 94,464 bytes, on execution of LOCATION OFH instruction: 98,304 bytes



Figure 6-2. Memory Map of $\mu$ PD784225, 784225Y

Notes 1. Accessed in external memory expansion mode.
2. This 4,608 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 126,464 bytes, on execution of LOCATION OFH instruction: 131,072 bytes
4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.
Notes 1. Accessed in external memory expansion mode.
2. This 4,608 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 126,464 bytes, on execution of LOCATION OFH instruction: 131,072 bytes
4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.
Notes 1. Accessed in external memory expansion mode.
2. This 4,608 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 126,464 bytes, on execution of LOCATION OFH instruction: 131,072 bytes
4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.
Notes 1. Accessed in external memory expansion mode.
2. This 4,608 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 126,464 bytes, on execution of LOCATION OFH instruction: 131,072 bytes
4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.
Notes 1. Accessed in external memory expansion mode.
2. This 4,608 -byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed.
3. On execution of LOCATION OH instruction: 126,464 bytes, on execution of LOCATION OFH instruction: 131,072 bytes
4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.

### 6.2 CPU Registers

### 6.2.1 General-purpose registers

Sixteen 8-bit general-purpose registers are available. Two 8-bit registers can be also used in pairs as a 16 -bit register. Of the 16 -bit registers, four can be used in combination with an 8 -bit register for address expansion as 24-bit address specification registers.

Eight banks of these registers are available which can be selected by using software or the context switching function.

The general-purpose registers except $\mathrm{V}, \mathrm{U}, \mathrm{T}$, and W registers for address expansion are mapped to the internal RAM.

Figure 6-3. General-Purpose Register Format


Caution Registers R4, R5, R6, R7, RP2, and RP3 can be used as X, A, C, B, AX, and BC registers, respectively, by setting the RSS bit of the PSW to 1 . However, use this function only for recycling the program of the $78 \mathrm{~K} / I I$ Series.

### 6.2.2 Control registers

(1) Program counter (PC)

The program counter is a 20 -bit register whose contents are automatically updated when the program is executed.

Figure 6-4. Program Counter (PC) Format

PC

(2) Program status word (PSW)

This register holds the statuses of the CPU. Its contents are automatically updated when the program is executed.

Figure 6-5. Program Status Word (PSW) Format


Note This flag is provided to maintain compatibility with the $78 \mathrm{~K} / I I I$ Series. Be sure to clear this flag to 0, except when the software for the $78 \mathrm{~K} /$ III Series is used.
(3) Stack pointer (SP)

This is a 24-bit pointer that holds the first address of the stack. Be sure to write 0 to the higher 4 bits of this pointer.

Figure 6-6. Stack Pointer (SP) Format
$\square$
PC

| 23 | 0 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |  |

### 6.2.3 Special function registers (SFRs)

The special function registers, such as the mode registers and control registers of the internal peripheral hardware, are registers to which special functions are allocated. These registers are mapped to a 256 -byte space of addresses $0 F F 00 \mathrm{H}$ to 0 FFFFH ${ }^{\text {Note }}$.

Note On execution of the LOCATION OH instruction. FFFFOOH to FFFFFH on execution of the LOCATION OFH instruction.

## Caution Do not access an address in this area to which no SFR is allocated. If such an address is accessed

 by mistake, the $\mu$ PD784225 may be in the deadlock status. This deadlock status can be cleared only by inputting the RESET signal.Table 6-1 lists the special function registers (SFRs). The meanings of the symbols in this table are as follows:

- Symbol $\qquad$ Symbol indicating an SFR. This symbol is reserved for NEC's assembler (RA78K4). It can be used an sfr variable by the \#pragma sfr directive with the C compiler (CC78K4).
- R/W $\qquad$ Indicates whether the SFR is read-only, write-only, or read/write.

R/W : Read/write
R : Read-only
W : Write-only

- Bit units for manipulation ..

Bit units in which the value of the SFR can be manipulated.
SFRs that can be manipulated in 16-bit units can be described as the operand sfrp of an instruction. To specify the address of this SFR, describe an even address.
SFRs that can be manipulated in 1-bit units can be described as the operand of a bit manipulation instruction.

- At reset $\qquad$ Indicates the status of the register when the $\overline{\text { RESET }}$ signal has been input.

Table 6-1. Special Function Register (SFR) List (1/4)

| Address ${ }^{\text {Note }} \mathbf{1}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 Bit | 8 Bits | 16 Bits |  |
| OFFOOH | Port 0 | P0 | R/W | $\bigcirc$ | $\bigcirc$ | - | $00 H^{\text {Note } 2}$ |
| 0FF01H | Port 1 | P1 | R | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF02H | Port 2 | P2 | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF03H | Port 3 | P3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF04H | Port 4 | P4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF05H | Port 5 | P5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF06H | Port 6 | P6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF07H | Port 7 | P7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFOCH | Port 12 | P12 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFODH | Port 13 | P13 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFF10H | 16-bit timer counter | TM0 | R | - | - | $\bigcirc$ | 0000H |
| 0FF11H |  |  |  |  |  |  |  |
| 0FF12H | Capture/compare register 00 (16-bit timer/counter) | CR00 | R/W | - | - | $\bigcirc$ |  |
| 0FF13H |  |  |  |  |  |  |  |
| 0FF14H | Capture/compare register 01 (16-bit timer/counter) | CR01 |  | - | - | $\bigcirc$ |  |
| 0FF15H |  |  |  |  |  |  |  |
| 0FF16H | Capture/compare control register 0 | CRC0 |  | $\bigcirc$ | $\bigcirc$ | - | OOH |
| 0FF18H | 16-bit timer mode control register | TMC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF1AH | 16-bit timer output control register | TOC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF1CH | Prescaler mode register 0 | PRM0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF20H | Port 0 mode register | PM0 |  | $\bigcirc$ | $\bigcirc$ | - | FFH |
| 0FF22H | Port 2 mode register | PM2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF23H | Port 3 mode register | PM3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF24H | Port 4 mode register | PM4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF25H | Port 5 mode register | PM5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF26H | Port 6 mode register | PM6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF27H | Port 7 mode register | PM7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF2CH | Port 12 mode register | PM12 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF2DH | Port 13 mode register | PM13 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF30H | Pull-up resistor option register 0 | PU0 |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FF32H | Pull-up resistor option register 2 | PU2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF33H | Pull-up resistor option register 3 | PU3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF37H | Pull-up resistor option register 7 | PU7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFF3CH | Pull-up resistor option register 12 | PU12 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFF40H | Clock output control register | CKS |  | $\bigcirc$ | $\bigcirc$ | - |  |

Notes 1. When the LOCATION OH instruction is executed. Add "FOOOOH" to this value when the LOCATION OFH instruction is executed.
2. Because each port is initialized to input mode at reset, " 00 H " is not actually read. The output latch is initialized to "0".

Table 6-1. Special Function Register (SFR) List (2/4)

| Address ${ }^{\text {Note }}$ | Special Function Register (SFR) Name | Symbol |  | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 Bit | 8 Bits | 16 Bits |  |
| 0FF42H | Port function control register | PF2 |  |  | R/W | $\bigcirc$ | $\bigcirc$ | - | 00 H |
| 0FF4EH | Pull-up resistor option register | PUO |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| OFF50H | 8 -bit timer counter 1 | 12 2 TM1W |  | R | - | $\bigcirc$ | $\bigcirc$ | 0000H |  |
| 0FF51H | 8-bit timer counter 2 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF52H | Compare register 10 (8-bit timer/counter 1) | 10 CR1W |  |  | R/W | - | $\bigcirc$ |  | $\bigcirc$ |
| 0FF53H | Compare register 20 (8-bit timer/counter 2) |  |  | - |  | $\bigcirc$ |  |  |  |
| 0FF54H | 8 -bit timer mode control register 1 | TMC1 | 2 ${ }^{\text {TMC1W }}$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF55H | 8-bit timer mode control register 2 | TMC2 |  | $\bigcirc$ |  | $\bigcirc$ |  |  |  |
| 0FF56H | Prescaler mode register 1 | PRM1 | M1 2 PRM1W | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF57H | Prescaler mode register 2 | PRM2 |  | $\bigcirc$ |  | $\bigcirc$ |  |  |  |
| OFF60H | 8 -bit timer counter 5 | TM5 | TM5W | R | - | $\bigcirc$ | $\bigcirc$ |  |  |
| OFF61H | 8-bit timer counter 6 | TM6 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF64H | Compare register 50 (8-bit timer/counter 5) | CR50 | CR5W | R/W | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF65H | Compare register 60 (8-bit timer/counter 6) | CR60 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF68H | 8 -bit timer mode control register 5 | TMC5 | SMC5W |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF69H | 8 -bit timer mode control register 6 | TMC6 |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |
| 0FF6CH | Prescaler mode register 5 | PRM5 | PRM5W |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF6DH | Prescaler mode register 6 | PRM6 |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |
| OFF70H | Asynchronous serial interface mode register 1 | ASIM1 |  |  | $\bigcirc$ | $\bigcirc$ | - | OOH |  |
| 0FF71H | Asynchronous serial interface mode register 2 | ASIM2 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF72H | Asynchronous serial interface status register 1 | ASIS1 |  | R | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF73H | Asynchronous serial interface status register 2 | ASIS2 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF74H | Transmit shift register 1 | TXS1 |  | W | - | $\bigcirc$ | - | FFH |  |
|  | Receive buffer register 1 | RXB1 |  | R | - | $\bigcirc$ | - |  |  |
| 0FF75H | Transmit shift register 2 | TXS2 |  | W | - | $\bigcirc$ | - |  |  |
|  | Receive buffer register 2 | RXB2 |  | $\mathrm{R}$ | - | $\bigcirc$ | - |  |  |
| 0FF76H | Baud rate generator control register 1 | BRGC1 |  | R/W | $\bigcirc$ | $\bigcirc$ | - | 00H |  |
| 0FF77H | Baud rate generator control register 2 | BRGC2 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF7AH | Oscillation mode select register | CC |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF80H | A/D converter mode register | ADM |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF81H | A/D converter input select register | ADIS |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF83H | A/D conversion result register | ADCR |  | R | - | $\bigcirc$ | - | Undefined |  |
| 0FF84H | D/A conversion value setting register 0 | DACSO |  | R/W | $\bigcirc$ | $\bigcirc$ | - | 00H |  |
| 0FF85H | D/A conversion value setting register 1 | DACS1 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF86H | D/A converter mode register 0 | DAM0 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF87H | D/A converter mode register 1 | DAM1 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |

Note When the LOCATION OH instruction is executed. Add "F0000H" to this value when the LOCATION 0FH instruction is executed.

Table 6-1. Special Function Register (SFR) List (3/4)

| Address ${ }^{\text {Note } 1}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 Bit | 8 Bits | 16 Bits |  |
| 0FF88 ${ }^{\text {H }}$ | ROM correction control register | CORC | R/W | $\bigcirc$ | $\bigcirc$ | - | 00 H |
| 0FF89H | ROM correction address pointer H | CORAH |  | - | $\bigcirc$ | - |  |
| 0FF8AH | ROM correction address pointer L | CORAL |  | - | - | $\bigcirc$ | 0000H |
| 0FF8BH |  |  |  |  |  |  |  |
| 0FF8DH | External access status enable register | EXAE |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FF90H | Serial operation mode register 0 | CSIM0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF91H | Serial operation mode register 1 | CSIM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF92H | Serial operation mode register 2 | CSIM2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF94H | Serial I/O shift register 0 | SIOO |  | - | $\bigcirc$ | - |  |
| 0FF95H | Serial I/O shift register 1 | SIO1 |  | - | $\bigcirc$ | - |  |
| 0FF96H | Serial I/O shift register 2 | SIO2 |  | - | $\bigcirc$ | - |  |
| 0FF98H | Real-time output buffer register L | RTBL |  | - | $\bigcirc$ | - |  |
| 0FF99H | Real-time output buffer register H | RTBH |  | - | $\bigcirc$ | - |  |
| 0FF9AH | Real-time output port mode register | RTPM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF9BH | Real-time output port control register | RTPC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF9CH | Watch timer mode control register | WTM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFAOH | External interrupt rising edge enable register | EGP0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA2H | External interrupt falling edge enable register | EGN0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA8H | In-service priority register | ISPR | R | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA9H | Interrupt select control register | SNMI | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFAAH | Interrupt mode control register | IMC |  | $\bigcirc$ | $\bigcirc$ | - | 80H |
| OFFACH | Interrupt mask flag register OL | MKO |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | FFFFF |
| OFFADH | Interrupt mask flag register OH |  |  | $\bigcirc$ | $\bigcirc$ |  |  |
| OFFAEH | Interrupt mask flag register 1L | MK1 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| OFFAFH | Interrupt mask flag register 1H |  |  | $\bigcirc$ | $\bigcirc$ |  |  |
| OFFBOH | $\mathrm{I}^{2} \mathrm{C}$ bus control register ${ }^{\text {Note } 2}$ | IICCLO |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FFB2H | Prescaler mode register for serial clock | SPRM0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFB4H | Slave address register | SVA0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFB6H | $1^{2} \mathrm{C}$ bus status register ${ }^{\text {Note } 2}$ | IICSO | R | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFB8H | Serial shift register | IICO | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFCOH | Standby control register | STBC |  | - | $\bigcirc$ | - | 30 H |
| 0FFC2H | Watchdog timer mode register | WDM |  | - | $\bigcirc$ | - | 00H |
| 0FFC4H | Memory expansion mode register | MM |  | $\bigcirc$ | $\bigcirc$ | - | 20 H |
| 0FFC7H | Programmable wait control register 1 | PWC1 |  | $\bigcirc$ | $\bigcirc$ | - | AAH |
| 0FFC8H | Programmable wait control register 2 | PWC2 | W | - | - | $\bigcirc$ | AAAAH |
| OOFFCEH | Clock status register | PCS | R | $\bigcirc$ | $\bigcirc$ | - | 32 H |
| OFFCFH | Oscillation stabilization time specification register | OSTS | R/W | $\bigcirc$ | $\bigcirc$ | - | 00H |
| OFFDOH to OFFDFH | External SFR area | - |  | $\bigcirc$ | $\bigcirc$ | - | - |

Notes 1. When the LOCATION $0 H$ instruction is executed. Add " FOOOOH " to this value when the LOCATION OFH instruction is executed.
2. $\mu$ PD784225Y Subseries only

Table 6-1. Special Function Register (SFR) List (4/4)

| Address ${ }^{\text {Note }}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 Bit | 8 Bits | 16 Bits |  |
| OFFEOH | Interrupt control register (INTWDTM) | WDTIC | R/W | $\bigcirc$ | $\bigcirc$ | - | 43H |
| OFFE1H | Interrupt control register (INTPO) | PICO |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE2H | Interrupt control register (INTP1) | PIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE3H | Interrupt control register (INTP2) | PIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE4H | Interrupt control register (INTP3) | PIC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE5H | Interrupt control register (INTP4) | PIC4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE6H | Interrupt control register (INTP5) | PIC5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE8H | Interrupt control register (INTIIC0/INTCSIO) | CSIIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE9H | Interrupt control register (INTSER1) | SERIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEAH | Interrupt control register (INTSR1/INTCSI1) | SRIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEBH | Interrupt control register (INTST1) | STIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFECH | Interrupt control register (INTSER2) | SERIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEDH | Interrupt control register (INTSR2/INTCSI2) | SRIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEEH | Interrupt control register (INTST2) | STIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEFH | Interrupt control register (INTTM3) | TMIC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFFOH | Interrupt control register (INTTM00) | TMIC00 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF1H | Interrupt control register (INTTM01) | TMIC01 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF2H | Interrupt control register (INTTM1) | TMIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFF3H | Interrupt control register (INTTM2) | TMIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFF4H | Interrupt control register (INTAD) | ADIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF5H | Interrupt control register (INTTM5) | TMIC5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF6H | Interrupt control register (INTTM6) | TMIC6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFF9H | Interrupt control register (INTWT) | WTIC |  | $\bigcirc$ | $\bigcirc$ | - |  |

Note When the LOCATION OH instruction is executed. Add "F0000H" to this value when the LOCATION OFH instruction is executed.

## 7. PERIPHERAL HARDWARE FUNCTIONS

### 7.1 Ports

The ports shown in Figure 7-1 are provided to make various control operations possible. Table 7-1 shows the function of each port. Ports 0,2 to 7 , and 12 can be connected to internal pull-up resistors by software when inputting.

Figure 7-1. Port Configuration


Table 7-1. Port Functions

| Port Name | Pin Name | Specification of Pull-up Resistor <br> Connection by Software |  |
| :--- | :--- | :--- | :--- |
| Port 0 | P00 to P05 | • Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 1 | P10 to P17 | • Input port | - |
| Port 2 | P20 to P27 | • Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 3 | P30 to P37 | • Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 4 | P40 to P47 | - Can be set in input or output mode bit-wise <br> - Can directly drive LEDs | Can be specified in 1-port units |
| Port 5 | P50 to P57 | - Can be set in input or output mode bit-wise <br> • Can directly drive LEDs | Can be specified in 1-port units |
| Port 6 | P60 to P67 | • Can be set in input or output mode bit-wise | Can be specified in 1-port units |
| Port 7 | P70 to P72 | • Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 12 | P120 to P127 | • Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 13 | P130, P131 | • Can be set in input or output mode bit-wise |  |

### 7.2 Clock Generator

An on-chip clock generator necessary for operation is provided. This clock generator has a frequency divider. If high-speed operation is not necessary, the internal operating frequency can be lowered by the frequency divider to reduce the current consumption.

Figure 7-2. Block Diagram of Clock Generator


Figure 7-3. Example of Using Main System Clock Oscillator
(1) Crystal/ceramic oscillation


Crystal resorator
or
ceramic resonator
(2) External clock


Figure 7-4. Example of Using Subsystem Clock Oscillator
(1) Crystal oscillation

(2) External clock


Caution When using the main system clock and subsystem clock oscillator, wire the dotted portions in Figures 7-3 and 7-4 as follows to avoid adverse influence from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the potential at the ground point of the capacitor in the oscillator the same as Vss1. Do not ground to a ground pattern through which a high current flows.
- Do not extract signals from the oscillator.

Note that the subsystem clock oscillator has a low amplification factor to reduce the current consumption.

### 7.3 Real-Time Output Port

The real-time output function is to transfer data set in advance to the real-time output buffer register to the output latch as soon as the timer interrupt or external interrupt has occurred in order to output the data to an external device. The pins that output the data to the external device constitute a port called a real-time output port.

Because the real-time output port can output signals without jitter, it is ideal for controlling a stepping motor.

Figure 7-5. Block Diagram of Real-Time Output Port


### 7.4 Timer

One unit of 16-bit timers/event counters, two units of timers/event counters, and two 8-bit timers are provided.
Because a total of six interrupt requests are supported, these timers/counters and timer can be used as six units of timers/counters.

Table 7-2. Operations of Timers


Figure 7-6. Block Diagram of Timers (1/2)

## 16-bit timer/event counter



## 8-bit timer/event counter 1



8-bit timer/event counter 2


Remark OVF: Overflow flag

Figure 7-6. Block Diagram of Timers (2/2)

8-bit timer 5


8-bit timer 6


### 7.5 A/D Converter

An A/D converter converts an analog input variable into a digital signal. This microcontroller is provided with an A/D converter with a resolution of 8 bits and 8 channels (ANIO to ANI7).

This $A / D$ converter is of successive approximation type and the result of conversion is stored to an 8-bit A/D conversion result register (ADCR).

The A/D converter can be started in the following two ways:

- Hardware start

Conversion is started by trigger input (P03).

- Software start

Conversion is started by setting the A/D converter mode register.

One analog input channel is selected from ANIO to ANI7 for A/D conversion. When A/D conversion is started by means of hardware start, conversion is stopped after it has been completed. When conversion is started by means of software start, A/D conversion is repeatedly executed, and each time conversion has been completed, an interrupt request (INTAD) is generated.

Figure 7-7. Block Diagram of A/D Converter


### 7.6 D/A Converter

A D/A converter converts an input digital signal into an analog voltage. This microcontroller is provided with a voltage output type D/A converter with a resolution of 8 bits and two channels.

The conversion method is of R-2R resistor ladder type.
D/A conversion is started by setting DACE0 of the D/A converter mode register 0 (DAMO) and DACE1 of the D/ A converter mode register 1 (DAM1).

The D/A converter operates in the following two modes:

- Normal mode

The converter outputs an analog voltage immediately after it has completed D/A conversion.

- Real-time output mode

The converter outputs an analog voltage in synchronization with an output trigger after it has completed D/A conversion.

Figure 7-8. Block Diagram of D/A Converter


### 7.7 Serial Interface

Three independent serial interface channels are provided.

- Asynchronous serial interface (UART)/3-wire serial I/O (IOE) $\times 2$
- Clocked serial interface (CSI) $\times 1$
-3-wire serial I/O (IOE)
- $I^{2} \mathrm{C}$ bus interface $\left(I^{2} \mathrm{C}\right)(\mu$ PD784225Y Subseries only)

Therefore, communication with an external system and local communication within the system can be simultaneously executed (see Figure 7-9).

Figure 7-9. Example of Serial Interface

## (a) UART $+I^{2} C$


(b) UART + 3-wire serial I/O


Note Handshake line

### 7.7.1 Asynchronous serial interface/3-wire serial I/O (UART/IOE)

Two channels of serial interfaces that can select an asynchronous serial interface mode and 3-wire serial I/O mode are provided.

## (1) Asynchronous serial interface mode

In this mode, data of 1 byte following the start bit is transferred or received.
Because an on-chip baud rate generator is provided, a wide range of baud rates can be set.
Moreover, the clock input to the ASCK pin can be divided to define a baud rate.
When the baud rate generator is used, a baud rate conforming to the MIDI standard ( 31.25 kbps ) can be also obtained.

Figure 7-10. Block Diagram in Asynchronous Serial Interface Mode

(2) 3-wire serial I/O mode

In this mode, the master device starts transfer by making the serial clock active and transfers 1-byte data in synchronization with this clock.
This mode is used to communicate with a device having the conventional clocked serial interface. Basically, communication is established by using three lines: serial clocks ( $\overline{\mathrm{SCK} 1}$ and $\overline{\mathrm{SCK}}$ ), serial data inputs (SI1 and SI 2 ), and serial data outputs (SO1 and SO2). To connect two or more devices, a handshake line is necessary.

Figure 7-11. Block Diagram in 3-wire Serial I/O Mode


### 7.7.2 Clocked serial interface (CSI)

In this mode, the master device starts transfer by making the serial clock active and communicates 1-byte data in synchronization with this clock.

## (1) 3-wire serial I/O mode

This mode is to communicate with devices having the conventional clocked serial interface.
Basically, communication is established in this mode with three lines: one serial clock ( $\overline{\mathrm{SCKO}}$ ) and two serial data (SIO and SOO) lines.
Generally, a handshake line is necessary to check the reception status.

Figure 7-12. Block Diagram in 3-Wise Serial I/O Mode

(2) $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus mode (supporting multi-master) ( $\mu$ PD784225Y Subseries only) This mode is to communicate with devices conforming to the $I^{2} \mathrm{C}$ bus format.
This mode is to transfer 8-bit data with two or more devices by using two lines: serial clock (SCLO) and serial data bus (SDA0).
During transfer, a "start condition", "data", and "stop condition" can be output onto the serial data bus. During reception, these data can be automatically detected by hardware.

Figure 7-13. Block Diagram in $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


### 7.8 Clock Output Function

Clocks of the following frequencies can be output.

- $97.7 \mathrm{kHz} / 195 \mathrm{kHz} / 391 \mathrm{kHz} / 781 \mathrm{kHz} / 1.56 \mathrm{MHz} / 3.13 \mathrm{MHz} / 6.25 \mathrm{MHz} / 12.5 \mathrm{MHz}$ (main system clock: 12.5 MHz )
- 32.768 kHz (subsystem clock: 32.768 kHz )

Figure 7-14. Block Diagram of Clock Output Function


### 7.9 Buzzer Output Function

Clocks of the following frequencies can be output as buzzer output.

- $1.5 \mathrm{kHz} / 3.1 \mathrm{kHz} / 6.1 \mathrm{kHz} / 12.2 \mathrm{kHz}$ (main system clock: 12.5 MHz )

Figure 7-15. Block Diagram of Buzzer Output Function


### 7.10 Edge Detection Function

The interrupt input pins (INTP0, INTP1, NMI/INTP2, INTP3 to INTP5) are used not only to input interrupt requests but also to input trigger signals to the internal hardware units. Because these pins operate at an edge of the input signal, they have a function to detect an edge. Moreover, a noise reduction circuit is also provided to prevent erroneous detection due to noise.

| Pin Name | Detectable Edge | Noise Reduction |
| :--- | :---: | :---: |
| NMI | Either or both of rising and falling edges | By analog delay |
| INTP0 to INTP5 |  | - |

### 7.11 Watch Timer

The watch timer has the following functions:

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time.
(1) Watch timer

The watch timer sets the WTIF flag of the interrupt control register (WTIC) at time intervals of 0.5 seconds by using the $32.768-\mathrm{kHz}$ subsystem clock.
(2) Interval timer

The interval timer generates an interrupt request (INTTM3) at predetermined time intervals.

Figure 7-16. Block Diagram of Watch Timer


### 7.12 Watchdog Timer

A watchdog timer is provided to detect a hang up of the CPU. This watchdog timer generates a non-maskable or maskable interrupt unless it is cleared by software within a specified interval time. Once enabled to operate, the watchdog timer cannot be stopped by software. Whether the interrupt by the watchdog timer or the interrupt input from the NMI pin takes precedence can be specified.

Figure 7-17. Block Diagram of Watchdog Timer


Note Write 1 to bit 7 (RUN) of the watchdog timer (WDM).

Remark fclk: Internal system clock (fxx to fxx/8)

## 8. INTERRUPT FUNCTION

As the servicing in response to an interrupt request, the three types shown in Table 8-1 can be selected by program.

Table 8-1. Servicing of Interrupt Request

| Servicing Mode | Entity of Servicing | Servicing | Contents of PC and PSW |
| :--- | :--- | :--- | :--- |
| Vectored interrupt | Software | Branches and executes servicing routine <br> (servicing is arbitrary). | Saves to and restores <br> from stack. |
| Context switching | Automatically switches register bank, <br> branches and executes servicing routine <br> (servicing is arbitrary). | Saves to or restores from <br> fixed area in register bank |  |
| Macro service | Firmware | Executes data transfer between memory <br> and I/O (servicing is fixed) | Retained |

### 8.1 Interrupt Sources

Table 8-2 shows the interrupt sources available. As shown, interrupts are generated by 25 types of sources, execution of the BRK instruction, BRKCS instruction, or an operand error.

The priority of interrupt servicing can be set to four levels, so that nesting can be controlled during interrupt servicing and that which of the two or more interrupts that simultaneously occur should be serviced first. When the macro service function is used, however, nesting always proceeds.

The default priority is the priority (fixed) of the service that is performed if two or more interrupt requests, having the same request, simultaneously generate (see Table 8-2).

Table 8-2. Interrupt Sources

| Type | Default Priority | Source |  | Internal/ External | Macro Service |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |
| Software | - | BRK instruction | Instruction execution | - | - |
|  |  | BRKCS instruction | Instruction execution |  |  |
|  |  | Operand error | If result of exclusive OR between operands byte and byte is not FFH when MOV STBC, \#byte instruction or MOV WDM, \#byte instruction, LOCATION instruction is executed |  |  |
| Non-maskable | - | NMI | Pin input edge detection | External | - |
|  |  | INTWDT | Overflow of watchdog timer | Internal |  |
| Maskable | 0 (highest) | INTWDTM | Overflow of watchdog timer | Internal | $\bigcirc$ |
|  | 1 | INTP0 | Pin input edge detection | External |  |
|  | 2 | INTP1 |  |  |  |
|  | 3 | INTP2 |  |  |  |
|  | 4 | INTP3 |  |  |  |
|  | 5 | INTP4 |  |  |  |
|  | 6 | INTP5 |  |  |  |
|  | 7 | INTIIC0 ${ }^{\text {Note }}$ | End of $\mathrm{I}^{2} \mathrm{C}$ bus transfer by CSIO | Internal |  |
|  |  | INTCSIO | End of 3-wire transfer by CSIO |  |  |
|  | 8 | INTSER1 | Occurrence of UART reception error in ASI1 |  |  |
|  | 9 | INTSR1 | End of UART reception by ASI1 |  |  |
|  |  | INTCSI1 | End of 3-wire transfer by CSI1 |  |  |
|  | 10 | INTST1 | End of UART transfer by ASI1 |  |  |
|  | 11 | INTSER2 | Occurrence of UART reception error in ASI2 |  |  |
|  | 12 | INTSR2 | End of UART reception by ASI2 |  |  |
|  |  | INTCSI2 | End of 3-wire transfer by CSI2 |  |  |
|  | 13 | INTST2 | End of UART transfer by ASI2 |  |  |
|  | 14 | INTTM3 | Reference time interval signal from watch timer |  |  |
|  | 15 | INTTM00 | Signal indicating coincidence between 16-bit timer counter and capture/compare register (CR00) |  |  |
|  | 16 | INTTM01 | Signal indicating coincidence between 16-bit timer counter and capture/compare register (CR01) |  |  |
|  | 17 | INTTM1 | Occurrence of coincidence signal of 8-bit timer/counter 1 |  |  |
|  | 18 | INTTM2 | Occurrence of coincidence signal of 8-bit timer/counter 2 |  |  |
|  | 19 | INTAD | End of conversion by A/D converter |  |  |
|  | 20 | INTTM5 | Occurrence of coincidence signal of 8-bit timer/counter 5 |  |  |
|  | 21 | INTTM6 | Occurrence of coincidence signal of 8-bit timer/counter 6 |  |  |
|  | 22 (lowest) | INTWT | Overflow of watch timer |  |  |

Note $\mu$ PD784255Y Subseries only
Remarks 1. ASI: Asynchronous Serial Interface
CSI: Clocked Serial Interface
2. There are two interrupt sources for the watchdog timer: non-maskable interrupts (INTWDT) and maskable interrupts (INTWDTM). Either one (but not both) should be selected for actual use.

### 8.2 Vectored Interrupt

Execution branches to a servicing routing by using the memory contents of a vector table address corresponding to the interrupt source as the address of the branch destination.

So that the CPU performs interrupt servicing, the following operations are performed:

- On branching: Saves the status of the CPU (contents of PC and PSW) to stack
- On returning : Restores the status of the CPU (contents of PC and PSW) from stack

To return to the main routine from an interrupt service routine, the RETI instruction is used. The branch destination address is in a range of 0 to FFFFH.

Table 8-3. Vector Table Address

| Interrupt Source | Vector Table Address | Interrupt Source | Vector Table Address |
| :--- | :--- | :--- | :--- |
| BRK instruction | 003 EH | INTST1 | 001 CH |
| Operand error | 003 CH | INTSER2 | 001 EH |
| NMI | 0002 H | INSR2 | 0020 H |
| INTWDT (non-maskable) | 0004 H | INTCSI2 |  |
| INTWDTM (maskable) | 0006 H | INTST2 | 0022 H |
| INTP0 | 0008 H | INTTM3 | 0024 H |
| INTP1 | 000 AH | INTTM00 | 0026 H |
| INTP2 | 000 CH | INTTM01 | 0028 H |
| INTP3 | 000 EH | INTTM1 | 002 AH |
| INTP4 | 0010 H | INTTM2 | 002 CH |
| INTP5 | 0012 H | INTAD | 002 EH |
| INTIIC0 | 0016 H | INTTM5 | 00030 H |
|  | INTTM6 | 0032 H |  |
| INTCSI0 |  | INTWT | 0038 H |
| INTSER1 | 0018 H |  |  |
| INTSR1 | 001 AH |  |  |
| INTCSI1 |  |  |  |
|  |  |  |  |

### 8.3 Context Switching

When an interrupt request is generated or when the BRKCS instruction is executed, a predetermined register bank is selected by hardware. Context switching is a function that branches execution to a vector address stored in advance in the register bank, and to stack the current contents of the program counter (PC) and program status word (PSW) to the register bank.

The branch address is in a range of 0 to FFFFH.

Figure 8-1. Context Switching Operation When Interrupt Request Is Generated


### 8.4 Macro Service

This function is to transfer data between memory and a special function register (SFR) without intervention by the CPU. A macro service controller accesses the memory and SFR in the same transfer cycle and directly transfers data without loading it.

Because this function does not save or restore the status of the CPU, or load data, data can be transferred at high speeds.

Figure 8-2. Macro Service


### 8.5 Application Example of Macro Service

## (1) Transmission of serial interface



Each time macro service request INTST1 and INTST2 are generated, the next transmit data is transferred from memory to TXS1 and TXS2. When data $n$ (last byte) has been transferred to TXS1 and TXS2 (when the transmit data storage buffer has become empty), vectored interrupt request INTST1 and INTST2 are generated.

## (2) Reception of serial interface



Each time macro service request INTSR1 and INTSR2 are generated, the receive data is transferred from RXB1 and RXB2 to memory. When data $n$ (last byte) has been transferred to memory (when the receive data storage buffer has become full), vectored interrupt request INTSR1 and INTSR2 are generated.

## 9. LOCAL BUS INTERFACE

The local bus interface can connect an external memory or I/O (memory mapped I/O) and support a memory space of 1 Mbyte (refer to Figure 9-1).

Figure 9-1. Example of Local Bus Interface (Multiplexed bus)


### 9.1 Memory Expansion

External program and data memory can be connected in two stages: 256 Kbytes and 1 Mbytes.
To connect the external memory, ports 4 to 6 are used.
The external memory is connected by using a time-division address/data bus. The number of ports used when the external memory is connected can be reduced in this mode.

### 9.2 Programmable Wait

Wait state(s) can be inserted to the memory space ( 00000 H to FFFFFH ) while the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ signals are active.
In addition, there is an address wait function that extends the active period of the ASTB signal to gain the address decode time.

### 9.3 External Access Status Function

An active low external access status signal is output from the P37/EXA pin. This signal notifies other devices connected to the external bus of the external access status, to disable data output to the external bus from other devices, or enables reception.

The external access status signal is output during external access.

## 10. STANDBY FUNCTION

This function is to reduce the power consumption of the chip, and can be used in the following modes:

- HALT mode : Stops supply of the operating clock to the CPU. This mode is used in combination with the normal operation mode for intermittent operation to reduce the average power consumption.
- IDLE mode : Stops the entire system with the oscillator continuing operation. The power consumption in this mode is close to that in the STOP mode. However, the time required to restore the normal program operation from this mode is almost the same as that from the HALT mode.
- STOP mode : Stops the main system clock and thereby to stop all the internal operations of the chip. Consequently, the power consumption is minimized with only leakage current flowing.
- Power-saving mode : The main system clock is stopped with the subsystem clock used as the system clock. The CPU can operate on the subsystem clock to reduce the current consumption.
- Power-saving HALT mode: This is a standby function in the power-saving mode and stops the operation clock of the CPU, to reduce the power consumption of the entire system.
- Power-saving IDLE mode : This is a standby function in the power-saving mode and stops the entire system except the oscillator, to reduce the power consumption of the entire system.

These modes are programmable.
The macro service can be started from the HALT mode and power-saving HALT mode.
After executing macro service processing, it returns to the HALT mode.

Figure 10-1. Transition of Standby Status


Notes 1. Only unmasked interrupt requests
2. Only unmasked INTP0 to INTP6, INTWT, key return interrupt (P80 to P87)

Remark NMI is valid only for an external input. The watchdog timer cannot be used for the release of standby (HALT mode/STOP mode/IDLE mode).

## 11. RESET FUNCTION

When a low-level signal is input to the $\overline{\text { RESET }}$ pin, the system is reset, and each hardware unit is initialized (reset). During the reset period, oscillation of the main system clock is unconditionally stopped. Consequently, the current consumption of the entire system can be reduced.

When the RESET signal goes high, the reset status is cleared, oscillation stabilization time ( 41.9 ms at 12.5 MHz ) elapses, the contents of the reset vector table are set to the program counter (PC), execution branches to an address set to the PC, and program execution is started from that branch address. Therefore, the program can be reset and started from any address.

Figure 11-1. Oscillation of Main System Clock during Reset Period


The $\overline{\text { RESET }}$ input pin has an analog delay noise eliminator to prevent malfunctioning due to noise.

Figure 11-2. Accepting Reset Signal


## 12. ROM CORRECTION

ROM correction is a function to replace part of the program in the internal ROM with a program in the internal RAM.

By using the ROM correction function, instruction bugs found in the internal ROM can be avoided or the flow of the program can be changed.

ROM correction can be used at up to four places in the internal ROM (program).

Figure 12-1. Block Diagram of ROM Correction


Remark $\mathrm{n}=0$ to $3, \mathrm{~m}=0$ or 1

## 13. INSTRUCTION SET

(1) 8-bit instructions (The instructions in parentheses are combinations realized by describing $\mathbf{A}$ as r ) MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC, CHKL, CHKLA

Table 13-1. Instruction List by 8-Bit Addressing

| Second Operand <br> First Operand | \#byte | A | $\begin{gathered} \text { r } \\ r^{\prime} \end{gathered}$ | saddr saddr' | sfr | !addr16 <br> !!addr24 | mem [saddrp] [\%saddrg] | r3 PSWL PSWH | [WHL+] <br> [WHL-] | n | None ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | (MOV) <br> ADD Note 1 | $\begin{gathered} \text { (MOV) } \\ \text { (XCH) } \\ \text { (ADD) }{ }^{\text {Note } 1} \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { XCH } \\ \text { (ADD) }{ }^{\text {Note } 1} \end{gathered}$ | $\begin{aligned} & (\text { MOV })^{\text {Note } 6} \\ & (\text { XCH })^{\text {Note } 6} \\ & (\text { ADD })^{\text {Note } 1,6} \end{aligned}$ | $\begin{gathered} \text { MOV } \\ (\mathrm{XCH}) \\ (\mathrm{ADD})^{\text {Note } 1} \end{gathered}$ | (MOV) $(\mathrm{XCH})$ <br> ADD ${ }^{\text {Note }} 1$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADDNote 1 | MOV | $\begin{gathered} \text { (MOV) } \\ (\mathrm{XCH}) \\ (\mathrm{ADD})^{\text {Note } 1} \end{gathered}$ |  |  |
| r | MOV <br> ADD ${ }^{\text {Note } 1}$ | $\begin{gathered} \text { (MOV) } \\ (\mathrm{XCH}) \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADDNote 1 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADD ${ }^{\text {Note } 1}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADD ${ }^{\text {Note } 1}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ |  |  |  | ROR ${ }^{\text {Note } 3}$ | MULU <br> DIVUW <br> INC <br> DEC |
| saddr | MOV ADDNote 1 | $\left(\begin{array}{l} (\text { MOV })^{\text {Note } 6} \\ (\text { ADD })^{\text {Note } 1} \end{array}\right.$ | MOV ADD ${ }^{\text {Note }} 1$ | MOV <br> XCH <br> ADDNote 1 |  |  |  |  |  |  | $\begin{gathered} \text { INC } \\ \text { DEC } \\ \text { DBNZ } \end{gathered}$ |
| sfr | MOV <br> ADD ${ }^{\text {Note } 1}$ | $\begin{gathered} \text { MOV } \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ | MOV ADD ${ }^{\text {Note } 1}$ |  |  |  |  |  |  |  | PUSH <br> POP <br> CHKL <br> CHKLA |
| !addr16 <br> !!addr24 | MOV | (MOV) ADDNote 1 | MOV |  |  |  |  |  |  |  |  |
| mem <br> [saddrp] <br> [\%saddrg] |  | MOV ADD ${ }^{\text {Note } 1}$ |  |  |  |  |  |  |  |  |  |
| mem3 |  |  |  |  |  |  |  |  |  |  | ROR4 <br> ROL4 |
| r3 <br> PSWL <br> PSWH | MOV | MOV |  |  |  |  |  |  |  |  |  |
| B, C |  |  |  |  |  |  |  |  |  |  | DBNZ |
| STBC, WDM | MOV |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & {[T D E+]} \\ & {[T D E-]} \end{aligned}$ |  | $\begin{gathered} (\text { MOV }) \\ (\text { ADD })^{\text {Note } 1} \\ \text { MOVM }^{\text {Note } 4} \end{gathered}$ |  |  |  |  |  |  | MOVBK ${ }^{\text {Note }} 5$ |  |  |

Notes 1. The operands of ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as that of ADD.
2. Either the second operand is not used, or the second operand is not an operand address.
3. The operands of ROL, RORC, ROLC, SHR, and SHL are the same as that of ROR.
4. The operands of XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as that of MOVM.
5. The operands of XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as that of MOVBK.
6. The code length of some instructions having saddr2 as saddr in this combination is short.
(2) 16-bit instructions (The instructions in parentheses are combinations realized by describing AX as rp)
MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

Table 13-2. Instruction List by 16-Bit Addressing

| Second Operand <br> First Operand | \#word | AX | $\begin{aligned} & \text { rp } \\ & \text { rp' } \end{aligned}$ | saddrp <br> saddrp' | sfrp | !addr16 <br> !!addr24 | mem [saddrp] [\%saddrg] | [WHL+] | byte | n | None ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AX | $\left.\begin{gathered} \text { (MOVW) } \\ \text { ADDW }^{\text {Note }} \end{gathered} \right\rvert\,$ | $\left(\begin{array}{c} \text { (MOVW) } \\ (\mathrm{XCHW}) \\ (\text { ADD })^{\text {Note } 1} \end{array}\right.$ | (MOVW) <br> (XCHW) <br> (ADDW) ${ }^{\text {Note }} 1$ | $\begin{aligned} & (\text { MOVW })^{\text {Note } 3} \\ & (\text { XCHW })^{\text {Note } 3} \\ & (\text { ADDW })^{\text {Note 1,3 }} \end{aligned}$ | $\begin{gathered} \text { MOVW } \\ (\mathrm{XCHW}) \\ \left(\text { ADDW }{ }^{\text {Note }}\right. \end{gathered}$ | (MOVW) XCHW | MOVW <br> XCHW | (MOVW) <br> (XCHW) |  |  |  |
| rp | $\begin{gathered} \text { MOVW } \\ \text { ADDW }^{\text {Note }} \end{gathered}$ | $\left(\begin{array}{c} (\mathrm{MOVW}) \\ (\mathrm{XCHW}) \\ (\text { ADDW })^{\text {Note e }} \end{array}\right)$ | MOVW XCHW ${ }^{1}$ ADDW $^{\text {Note }}{ }^{1}$ | $\left\lvert\, \begin{gathered} \text { MOVW } \\ \text { XCHW } \\ \text { ADDW }^{\text {Note }} 1 \end{gathered}\right.$ | $\begin{gathered} \text { MOVW } \\ \text { XCHW } \\ \text { ADDW } \end{gathered}$ | MOVW |  |  |  | SHRW <br> SHLW | MULW ${ }^{\text {Note }} 4$ <br> INCW <br> DECW |
| saddrp | $\begin{gathered} \text { MOVW } \\ \text { ADDW }^{\text {Note }} \end{gathered}$ | $\begin{aligned} & (\text { MOVW })^{\text {Note }} 3 \\ & (\text { ADDW } \end{aligned}$ | MOVW ADDWNote 1 | $1 \begin{gathered} \text { MOVW } \\ \text { XCHW } \\ \text { ADDW } \end{gathered}$ |  |  |  |  |  |  | INCW DECW |
| sfrp | $\begin{gathered} \text { MOVW } \\ \text { ADDW }^{\text {Note }} \end{gathered}$ | $\begin{gathered} \text { MOVW } \\ (\text { (ADDW })^{\text {Note }} 1 \end{gathered}$ | MOVW |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| !addr16 <br> !!addr24 | MOVW | (MOVW) | MOVW |  |  |  |  |  | MOVTBLW |  |  |
| mem <br> [saddrp] <br> [\%saddrg] |  | MOVW |  |  |  |  |  |  |  |  |  |
| PSW |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| SP | ADDWG <br> SUBWG |  |  |  |  |  |  |  |  |  |  |
| post |  |  |  |  |  |  |  |  |  |  | PUSH <br> POP <br> PUSHU <br> POPU |
| [TDE+] |  | (MOVW) |  |  |  |  |  | SACW |  |  |  |
| byte |  |  |  |  |  |  |  |  |  |  | MACW <br> MACSW |

Notes 1. The operands of SUBW and CMPW are the same as that of ADDW.
2. Either the second operand is not used, or the second operand is not an operand address.
3. The code length of some instructions having saddrp2 as saddrp in this combination is short.
4. The operands of MULUW and DIVUX are the same as that of MULW.
(3) 24-bit instructions (The instructions in parentheses are combinations realized by describing WHL as rg )
MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

Table 13-3. Instruction List by 24-Bit Addressing

| Second Operand <br> First Operand | \#imm24 | WHL | $\begin{aligned} & \mathrm{rg} \\ & \mathrm{rg} \end{aligned}$ | saddrg | !!addr24 | mem1 | [\%saddrg] | SP | None ${ }^{\text {Note }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WHL | (MOVG) (ADDG) (SUBG) | (MOVG) <br> (ADDG) <br> (SUBG) | (MOVG) <br> (ADDG) <br> (SUBG) | (MOVG) <br> ADDG <br> SUBG | (MOVG) | MOVG | MOVG | MOVG |  |
| rg | MOVG <br> ADDG <br> SUBG | (MOVG) <br> (ADDG) <br> (SUBG) | MOVG <br> ADDG <br> SUBG | MOVG | MOVG |  |  |  | INCG DECG PUSH POP |
| saddrg |  | (MOVG) | MOVG |  |  |  |  |  |  |
| !!addr24 |  | (MOVG) | MOVG |  |  |  |  |  |  |
| mem1 |  | MOVG |  |  |  |  |  |  |  |
| [\%saddrg] |  | MOVG |  |  |  |  |  |  |  |
| SP | MOVG | MOVG |  |  |  |  |  |  | $\begin{aligned} & \text { INCG } \\ & \text { DECG } \end{aligned}$ |

Note Either the second operand is not used, or the second operand is not an operand address.
(4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

Table 13-4. Bit Manipulation Instructions

|  | CY | saddr.bit sfr.bit <br> A.bit X.bit <br> PSWL.bit PSWH.bit <br> mem2.bit <br> !addr16.bit !!addr24.bit | /saddr.bit /sfr. bit <br> /A.bit /X.bit /PSWL.bit /PSWH.bit <br> /mem2.bit <br> /!addr16.bit /!!addr24.bit | None ${ }^{\text {Note }}$ |
| :---: | :---: | :---: | :---: | :---: |
| CY |  | MOV1 <br> AND1 <br> OR1 <br> XOR1 | AND1 <br> OR1 | NOT1 <br> SET1 <br> CLR1 |
| saddr.bit <br> sfr.bit <br> A.bit <br> X.bit <br> PSWL.bit <br> PSWH.bit <br> mem2.bit <br> !addr16.bit <br> !!addr24.bit | MOV1 |  |  | NOT1 <br> SET1 <br> CLR1 <br> BF <br> BT <br> BTCLR <br> BFSET |

Note Either the second operand is not used, or the second operand is not an operand address.
(5) Call and return/branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

Table 13-5. Call and Return/Branch Instructions

| Operand of Instruction Address | \$addr20 | \$laddr20 | !addr16 | !!addr20 | rp | rg | [rp] | [rg] | !addr11 | [addr5] | RBn | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic instruction | $\begin{aligned} & \mathrm{BC} \text { Note } \\ & \mathrm{BR} \end{aligned}$ | CALL BR | CALL BR RETCS RETCSB | $\begin{aligned} & \text { CALL } \\ & \text { BR } \end{aligned}$ | CALL BR | CALL BR | CALL BR | CALL BR | CALLF | CALLF | BRKCS | BRK <br> RET <br> RETI <br> RETB |
| Compound instruction | BF <br> BT <br> BTCLR <br> BFSET <br> DBNZ |  |  |  |  |  |  |  |  |  |  |  |

Note The operands of BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH , and BH are the same as BC.
(6) Other instructions

ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS

## 14. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VdDo |  | -0.3 to +6.5 | V |
|  | AV ${ }_{\text {D }}$ |  | -0.3 to VDDo +0.3 | V |
|  | AVss |  | -0.3 to Vsso +0.3 | V |
|  | $\mathrm{AV}_{\text {REF } 1}$ | D/A converter reference voltage input | -0.3 to VDDo +0.3 | V |
| Input voltage | $\mathrm{V}_{1}$ |  | -0.3 to VDDo +0.3 | V |
| Analog input voltage | Van | Analog input pin | $A V_{s s}-0.3$ to $A V_{\text {REF }}+0.3$ | V |
| Output voltage | Vo |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current, low | loL | Per pin | 15 | mA |
|  |  | Total of all pins | 100 | mA |
| Output current, high | Іон | Per pin | -10 | mA |
|  |  | Total of all pins | -40 | mA |
| Operating ambient temperature | TA |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

## Operating Conditions

- Operating ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right):-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Power supply voltage and clock cycle time: see Figure 14-1
- Operating voltage when the subsystem clock is operating: VDD $=1.8$ to 5.5 V

Figure 14-1. Power Supply Voltage and Clock Cycle Time (CPU Clock Frequency: fcpu)


Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V} \mathrm{Ss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cl | $\mathrm{f}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to 0 V . |  |  | 15 | pF |
| Output capacitance | Co |  |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |

Main System Clock Oscillator Characteristics $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=\mathrm{V}_{\mathrm{DD} 1}\right)$

| Resonator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator or crystal resonator | $\begin{array}{\|lll\|} \mathrm{X} 2 & \mathrm{X} 1 & \mathrm{~V}_{\mathrm{ss}} \\ \hline \end{array}$ | Oscillation frequency ( fx ) | $4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2 |  | 12.5 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | 2 |  | 6.25 |  |
|  |  |  | $2.0 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 2 |  | 3.125 |  |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.0 \mathrm{~V}$ | 2 |  | 2 |  |
| External clock |  | X1 input frequency (fx) | $4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2 |  | 12.5 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.5 \mathrm{~V}$ | 2 |  | 6.25 |  |
|  |  |  | $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 2 |  | 3.125 |  |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.0 \mathrm{~V}$ | 2 |  | 2 |  |
|  |  | X1 input high-/lowlevel width (twxн, twxL) |  | 15 |  | 250 | ns |
|  |  | X1 input rising/falling | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0 |  | 5 | ns |
|  |  | time (txr, txF) | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.5 \mathrm{~V}$ | 0 |  | 10 |  |
|  |  |  | $2.0 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 0 |  | 20 |  |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}^{2} 2.0 \mathrm{~V}$ | 0 |  | 30 |  |

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Subsystem Clock Oscillator Characteristics $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VdD}=\mathrm{V}_{\mathrm{DDO}}=\mathrm{V}_{\mathrm{DD} 1}\right)$


Note Time required to stabilize oscillation after applying supply voltage (VDD).

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## DC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVss}=0 \mathrm{~V}\right)(1 / 2)$


Notes 1. P21, P23, P24, P26, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P60 to P67, P71, P80 to P87, P120 to P127
2. Per pin

DC Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{dD} 0}=\mathrm{V}_{\mathrm{dD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AV} \mathrm{Ss}=0 \mathrm{~V}\right)(2 / 2)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | ldo1 | Operation mode | $\mathrm{fxx}^{\text {c }}=12.5 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 17 | 40 | mA |
|  |  |  | $\mathrm{fxx}^{\text {a }}=6 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  | 5 | 17 | mA |
|  |  |  | $\mathrm{fxx}^{\text {a }}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 2 | 8 | mA |
|  | ldo2 | HALT mode |  |  | 7 | 20 | mA |
|  |  |  | $\mathrm{fxx}^{\text {a }}=6 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  | 2 | 8 | mA |
|  |  |  | $\mathrm{fxx}^{\text {a }}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 0.5 | 3.5 | mA |
|  | IdD3 | IDLE mode | $\mathrm{fxx}^{\text {c }} 12.5 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 1 | 2.5 | mA |
|  |  |  | $f x x=6 \mathrm{MHz}, \mathrm{Vdo}=3.0 \mathrm{~V} \pm 10 \%$ |  | 0.4 | 1.3 | mA |
|  |  |  | $\mathrm{fxx}_{\mathrm{x}}=2 \mathrm{MHz}, \mathrm{V}$ DD $=2.0 \mathrm{~V} \pm 10 \%$ |  | 0.2 | 0.9 | mA |
|  | Ido4 | Operation mode ${ }^{\text {Note }}$ | $\mathrm{fxx}=32 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 80 | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}^{\prime}=32 \mathrm{kHz}, \mathrm{VDD}^{\text {a }} 3.0 \mathrm{~V} \pm 10 \%$ |  | 60 | 110 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}^{\text {a }}=32 \mathrm{kHz}, \mathrm{V} \mathrm{DD}=2.0 \mathrm{~V} \pm 10 \%$ |  | 30 | 100 | $\mu \mathrm{A}$ |
|  | IdD5 | HALT modeNote | $\mathrm{fxx}^{\text {a }} 32 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 60 | 160 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}=32 \mathrm{kHz}, \mathrm{VdD}=3.0 \mathrm{~V} \pm 10 \%$ |  | 20 | 80 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}^{\text {a }}=32 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 10 | 70 | $\mu \mathrm{A}$ |
|  | Idod | IDLE modeNote | $\mathrm{fxx}^{\text {a }} 32 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 50 | 150 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}=32 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  | 15 | 70 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{fxx}^{\text {a }} 32 \mathrm{kHz}, \mathrm{V} \mathrm{DD}=2.0 \mathrm{~V} \pm 10 \%$ |  | 5 | 60 | $\mu \mathrm{A}$ |
| Data retention voltage | Voddr | HALT, IDLE modes |  | 1.8 |  | 5.5 | V |
| Data retention current | Iddor | STOP mode | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 2 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V} \pm 10 \%$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| Pull-up resistor | RL | V IN $=0 \mathrm{~V}$ |  | 10 | 30 | 100 | $\mathrm{k} \Omega$ |

Note When main system clock is stopped.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

## AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{AVDD}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVSS}=0 \mathrm{~V}\right)$
(1) Read/write operation (1/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | tcyk | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 80 |  |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | 160 |  |  | ns |
|  |  | $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 320 |  |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.0 \mathrm{~V}$ | 500 |  |  | ns |
| Address setup time (to ASTB $\downarrow$ ) | tsast | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(0.5+\mathrm{a}) \mathrm{T}-20$ |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | $(0.5+\mathrm{a}) \mathrm{T}-40$ |  |  | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ | $(0.5+\mathrm{a}) \mathrm{T}-80$ |  |  | ns |
| Address hold time (from ASTB $\downarrow$ ) | thstla | $\mathrm{V} D \mathrm{DD}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-19 |  |  | ns |
|  |  | $\mathrm{V} D \mathrm{DD}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-24 |  |  | ns |
|  |  | $\mathrm{V} D \mathrm{DD}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-34 |  |  | ns |
| ASTB high-level width | twsth | V DD $=5.0 \mathrm{~V} \pm 10 \%$ | $(0.5+\mathrm{a}) \mathrm{T}-17$ |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | $(0.5+\mathrm{a}) \mathrm{T}-40$ |  |  | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ | $(0.5+a) T-110$ |  |  | ns |
| Address hold time (from $\overline{\mathrm{RD}} \uparrow$ ) | thra | $\mathrm{V} D \mathrm{LD}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | V DD $=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
| Delay time from address to $\overline{\mathrm{RD}} \downarrow$ | toar | $\mathrm{V} D \mathrm{LD}=5.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-24$ |  |  | ns |
|  |  | V DD $=3.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-35$ |  |  | ns |
|  |  | $\mathrm{V} D \mathrm{LD}=2.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-80$ |  |  | ns |
| Address float time (from $\overline{\mathrm{RD}} \downarrow$ ) | tFar | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | 0 | ns |
|  |  | $\mathrm{V} D \mathrm{LD}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 0 | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | 0 | ns |
| Data input time from address | tDaid | $\mathrm{V} D \mathrm{LD}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2.5+a+n) T-37$ | ns |
|  |  | $\mathrm{V} D \mathrm{LD}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2.5+a+n) T-52$ | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2.5+\mathrm{a}+\mathrm{n}) \mathrm{T}-120$ | ns |
| Data input time from ASTB $\downarrow$ | tostid | V DD $=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+n) T-35$ | ns |
|  |  | V DD $=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+n) T-50$ | ns |
|  |  | $\mathrm{V} D \mathrm{LD}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+n) T-80$ | ns |
| Data input time from $\overline{\mathrm{RD}} \downarrow$ | tbrid | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-40$ | ns |
|  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-50$ | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-90$ | ns |

Remark T : tcyk $=1 / \mathrm{fxx}$ (fxx: Main system clock frequency)
a: 1 (during address wait), otherwise, 0
n : Number of wait states $(\mathrm{n} \geq 0)$

## AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{AVDD}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVss}=0 \mathrm{~V}\right)$
(1) Read/write operation (2/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay time from ASTB $\downarrow$ to $\overline{\mathrm{RD}} \downarrow$ | tostr | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | V $\mathrm{DD}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-20 |  |  | ns |
| Data hold time (from $\overline{\mathrm{RD}} \uparrow$ ) | thrio | VDD $=5.0 \mathrm{~V} \pm 10 \%$ | 0 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ | 0 |  |  | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ | 0 |  |  | ns |
| Address active time from $\overline{\mathrm{RD}} \uparrow$ | tora | VDD $=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-2 |  |  | ns |
|  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-12 |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-35 |  |  | ns |
| Delay time from $\overline{\mathrm{RD}} \uparrow$ to ASTB $\uparrow$ | torst | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-40 |  |  | ns |
| $\overline{\mathrm{RD}}$ low-level width | twrL | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-25$ |  |  | ns |
|  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-30$ |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-25$ |  |  | ns |
| Delay time from address to $\overline{\mathrm{WR}} \downarrow$ | toaw | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-24$ |  |  | ns |
|  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-34$ |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | $(1+a) T-70$ |  |  | ns |
| Address hold time (from $\overline{W R} \uparrow$ ) | thro | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
| Delay time from ASTB $\downarrow$ to data output | tostod | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $0.5 T+15$ | ns |
|  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $0.5 \mathrm{~T}+30$ | ns |
|  |  | VDD $=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $0.5 \mathrm{~T}+240$ | ns |
| Delay time from WR $\downarrow$ to data output | towod | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-30 | ns |
|  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-30 | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-30 | ns |
| Delay time from ASTB $\downarrow$ to $\overline{\mathrm{WR}} \downarrow$ | tostw | V DD $=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-20 |  |  | ns |
| Data setup time (to $\overline{\mathrm{WR}} \uparrow$ ) | tsodwr | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-20$ |  |  | ns |
|  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-25$ |  |  | ns |
|  |  | VDD $=2.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-70$ |  |  | ns |

Remark T: tcyk $=1 / \mathrm{fxx}$ (fxx: Main system clock frequency)
a: 1 (during address wait), otherwise, 0
n : Number of wait states $(\mathrm{n} \geq 0)$

## AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}\right)$
(1) Read/write operation (3/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data hold time (from $\overline{\mathrm{WR}} \uparrow$ ) | thwod | V DD $=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-14 |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-50 |  |  | ns |
| Delay time from $\overline{\mathrm{WR}} \uparrow$ to ASTB $\uparrow$ | towst | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T-9 |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | 0.5T-30 |  |  | ns |
| $\overline{\text { WR }}$ low-level width | twwL | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-25$ |  |  | ns |
|  |  | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-30$ |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ | $(1.5+n) T-30$ |  |  | ns |

Remark $\mathrm{T}:$ tcyk $=1 / \mathrm{fxx}$ (fxx: Main system clock frequency)
a: 1 (during address wait), otherwise, 0
n : Number of wait states $(\mathrm{n} \geq 0)$
$A C$ Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{AVDD}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{SS} 0}=\mathrm{V}_{\mathrm{SS} 1}=\mathrm{AV} \mathrm{SS}=0 \mathrm{~V}\right)$
(2) External wait timing (1/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input time from address to $\overline{\text { WAIT }} \downarrow$ | tdawt | $V_{\text {dD }}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+a) T-40$ | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+a) T-60$ | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(2+a) T-300$ | ns |
| Input time from ASTB $\downarrow$ to $\overline{\text { WAIT }} \downarrow$ | tostwt | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $1.5 \mathrm{~T}-40$ | ns |
|  |  | $V_{\text {dD }}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $1.5 \mathrm{~T}-60$ | ns |
|  |  | VDD $=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $1.5 \mathrm{~T}-260$ | ns |
| Hold time from ASTB $\downarrow$ to WAIT | thstwt | $V_{\text {dD }}=5.0 \mathrm{~V} \pm 10 \%$ | $(0.5+n) T+5$ |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | $(0.5+n) T+10$ |  |  | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ | $(0.5+n) T+30$ |  |  | ns |
| Delay time from ASTB $\downarrow$ to $\overline{\text { WAIT }} \uparrow$ | tostwth | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-40$ | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-60$ | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1.5+n) T-90$ | ns |
| Input time from $\overline{\mathrm{RD}} \downarrow$ to $\overline{\text { WAIT }} \downarrow$ | torwtL | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | T-40 | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | T-60 | ns |
|  |  | VDD $=2.0 \mathrm{~V} \pm 10 \%$ |  |  | T-70 | ns |
| Hold time from $\overline{\mathrm{RD}} \downarrow$ to WAIT $\downarrow$ | thrwt | VDD $=5.0 \mathrm{~V} \pm 10 \%$ | $\mathrm{nT}+5$ |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | $n \mathrm{~T}+10$ |  |  | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ | $n T+30$ |  |  | ns |
| Delay time from $\overline{\mathrm{RD}} \downarrow$ to $\overline{\text { WAIT }} \uparrow$ | torwth | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-40$ | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-60$ | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-90$ | ns |
| Input time from $\overline{\text { WAIT }} \uparrow$ to data | towtid | VDD $=5.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-5 | ns |
|  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-10 | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | 0.5T-30 | ns |
| Delay time from $\overline{\text { WAIT }} \uparrow$ to $\overline{\mathrm{RD}} \uparrow$ | towtr | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T |  |  | ns |
|  |  | $V_{\text {DD }}=2.0 \mathrm{~V} \pm 10 \%$ | $0.5 T+5$ |  |  | ns |
| Delay time from $\overline{\text { WAIT }} \uparrow$ to $\overline{\mathrm{WR}} \uparrow$ | towtw | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ | 0.5T |  |  | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ | 0.5T |  |  | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ | $0.5 T+5$ |  |  | ns |
| Delay time from $\overline{W R} \downarrow$ to $\overline{\text { WAIT }} \downarrow$ | towwtL | $V_{\text {dD }}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | T-40 | ns |
|  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | T-60 | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | T-90 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)
a: 1 (during address wait), otherwise, 0
n : Number of wait states $(\mathrm{n} \geq 0)$
(2) External wait timing (2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold time from $\overline{\mathrm{WR}} \downarrow$ to WAIT | thwwt |  | $n T+5$ |  |  | ns |
|  |  | V DD $=3.0 \mathrm{~V} \pm 10 \%$ | $\mathrm{nT}+10$ |  |  | ns |
|  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ | $\mathrm{nT}+30$ |  |  | ns |
| Delay time from $\overline{\mathrm{WR}} \downarrow$ to WAIT $\uparrow$ | towwth | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-40$ | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-60$ | ns |
|  |  | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | $(1+n) T-90$ | ns |

Remark T : tcyk $=1 / \mathrm{fxx}$ (fxx: Main system clock frequency)
a: 1 (during address wait), otherwise, 0
n : Number of wait states $(\mathrm{n} \geq 0)$

Serial Operation ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{AVDD}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVss}=0 \mathrm{~V}\right)$
(a) 3-wire serial I/O mode ( $\overline{\mathrm{SCK}}$ : Internal clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy1 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 800 |  |  | ns |
|  |  |  | 3,200 |  |  | ns |
| $\overline{\text { SCK }}$ high-/low-level width | $t_{k H 1}$, <br> tKL1 | $2.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{D} \leq 5.5 \mathrm{~V}$ | 350 |  |  | ns |
|  |  |  | 1,500 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik1 | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 10 |  |  | ns |
|  |  |  | 30 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tksı1 |  | 40 |  |  | ns |
| SO output delay time (from $\overline{\text { SCK }} \downarrow$ ) | tKsO1 |  |  |  | 30 | ns |

(b) 3-wire serial I/O mode (SCK: External clock input)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү2 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 800 |  |  | ns |
|  |  |  | 3,200 |  |  | ns |
| SCK high-/low-level width | tKH2 <br> tkL2 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 400 |  |  | ns |
|  |  |  | 1,600 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsıK2 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 10 |  |  | ns |
|  |  |  | 30 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tksı2 |  | 40 |  |  | ns |
| SO output delay time (from $\overline{\mathrm{SCK}} \downarrow$ ) | tkso2 |  |  |  | 30 | ns |

(c) UART mode

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCK cycle time | tкк¢3 | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 417 |  |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {DD }}<4.5 \mathrm{~V}$ | 833 |  |  | ns |
|  |  |  | 1,667 |  |  | ns |
| ASCK high-/low-level width | tкH3 <br> tкı3 | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 208 |  |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | 416 |  |  | ns |
|  |  |  | 833 |  |  | ns |

## (d) $I^{2} \mathrm{C}$ bus mode ( $\mu$ PD784225Y only)

| Parameter |  | Symbol | Standard Mode |  | High-Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| SCL0 clock frequency |  |  | fclk | 0 | 100 | 0 | 400 | kHz |
| Bus free time (between stop and start conditions) |  | tbuF | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note1 }}$ |  | thd : sta | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |
| Low-level width of SCLO clock |  | tıow | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| High-level width of SCLO clock |  | thigh | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Setup time of start/restart conditions |  | tsu : STA | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Data hold time | When using CBUS-compatible master | thD : DAT | 5.0 | - | - | - | $\mu \mathrm{s}$ |
|  | When using $\mathrm{I}^{2} \mathrm{C}$ bus |  | $0^{\text {Note } 2}$ | - | $0^{\text {Note } 2}$ | 0.9 Note 3 | $\mu \mathrm{s}$ |
| Data setup time |  | tsu : DAT | 250 | - | $100^{\text {Note }} 4$ | - | ns |
| Rising time of SDA0 and SCLO signals |  | tR | - | 1,000 | $20+0.1 \mathrm{Cb}^{\text {Note } 5}$ | 300 | ns |
| Falling time of SDAO and SCLO signals |  | tF | - | 300 | $20+0.1 \mathrm{Cb}^{\text {Note } 5}$ | 300 | ns |
| Setup time of stop condition |  | tsu : sto | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Pulse width of spike restricted by input filter |  | tsp | - | - | 0 | 50 | ns |
| Load capacitance of each bus line |  | Cb | - | 400 | - | 400 | pF |

Notes 1. For the start condition, the first clock pulse is generated after the hold time.
2. To fill the undefined area of the SCLO falling edge, it is necessary for the device to provide an internal SDAO signal (on VIHmin.) with at least 300 ns of hold time.
3. If the device does not extend the SCLO signal low-level hold time (tLow), only the maximum data hold time thD : DAT needs to be satisfied.
4. The high-speed mode $I^{2} \mathrm{C}$ bus can be used in a standard mode $\mathrm{I}^{2} \mathrm{C}$ bus system. In this case, the conditions described below must be satisfied.

- If the device does not extend the SCLO signal low-level hold time tsu : DAt $\geq 250 \mathrm{~ns}$
- If the device extends the SCLO signal low-level hold time

Be sure to transmit the data bit to the SDAO line before the SCLO line is released (trmax. + tsu : DAT $=$ $1,000+250=1,250 \mathrm{~ns}$ by standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification)
5. Cb : Total capacitance per bus line (unit: pF)

Other Operations $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{AV} \mathrm{DD}=1.8$ to 5.5 V , $\left.\mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| NMI high-/low-level <br> width | twnil <br> twNIH |  | 10 |  |  | $\mu \mathrm{~s}$ |
| INTP input high-/low- <br> level width | twitL <br> twiTH | INTP0 to INTP6 | 100 |  |  | ns |
| RESET high-/low-level <br> width | twRSL <br> twRSH |  | 10 |  |  | $\mu \mathrm{~s}$ |

## Clock Output Operation

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCL cycle time | toycl | $4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{nT}$ | 80 |  | 31,250 | ns |
| PCL high-/low-level width | $\begin{aligned} & \text { tcLL } \\ & \text { tcLH } \end{aligned}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 0.5 \mathrm{~T}-10$ | 30 |  | 15,615 | ns |
| PCL rising/falling time | $\begin{aligned} & \text { tcLR } \\ & \text { tcle } \end{aligned}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 5 | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ |  |  | 10 | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 20 | ns |

Remark T : $\mathrm{tc} \mathrm{yk}=1 / \mathrm{fxx}$ (fxx: Main system clock frequency)
n : Divided frequency ratio set by software in the CPU
( When using the main system clock: $\mathrm{n}=1,2,4,8,16,32,64,128$

- When using the subsystem clock: $\mathrm{n}=1$


## A/D Converter Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V , $\left.\mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 8 | 8 | 8 | bit |
| Overall errorNote |  | $\begin{aligned} & 6.25 \mathrm{MHz}<\mathrm{fxx}^{\leq 12.5 \mathrm{MHz}} \\ & 4.5 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{AV} \mathrm{VD}=\mathrm{V}_{\mathrm{DDO}} \end{aligned}$ |  |  | $\pm 1.2$ | \%FSR |
|  |  | $\begin{aligned} & 3.125 \mathrm{MHz}<\mathrm{fxx} \leq 6.25 \mathrm{MHz}, \\ & 2.7 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{AVDD}=\mathrm{V} \mathrm{VDo} \end{aligned}$ |  |  | $\pm 1.2$ | \%FSR |
|  |  | $\begin{aligned} & 2 \mathrm{MHz}<\mathrm{fxx}^{\leq} \leq 3.125 \mathrm{MHz}, \\ & 2.0 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{AV} \mathrm{VD}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  |  | $\pm 1.6$ | \%FSR |
|  |  | $\begin{aligned} & \mathrm{fxx}_{\mathrm{x}}=2 \mathrm{MHz}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} \\ & \mathrm{AV} \mathrm{DD}=\mathrm{V}_{\mathrm{DDD}} \end{aligned}$ |  |  | $\pm 1.6$ | \%FSR |
| Conversion time | tconv |  | 14 |  | 144 | $\mu \mathrm{s}$ |
| Sampling time | tsamp |  | 24/fxx |  |  | $\mu \mathrm{s}$ |
| Analog input voltage | Vian |  | AVss |  | AV ${ }_{\text {do }}$ | V |
| Reference voltage | AVDD |  | VDD | VDD | Vod | $\checkmark$ |
| Resistance between $A V_{D D}$ and $A V_{s s}$ | Ravrefo | A/D conversion is not performed |  | 40 |  | k $\Omega$ |

Note Excludes quantization error ( $\pm 0.2 \%$ FSR $)$.

Remark FSR: Full-scale range

## D/A Converter Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V , $\left.\mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AVss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | 8 | 8 | bit |
| Overall errorNote |  | $\begin{aligned} & 2.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \mathrm{R}=10 \mathrm{M} \Omega, 2.0 \mathrm{~V} \leq \mathrm{AV} \text { REF } 1 \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 0.6$ | \%FSR |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V} D \mathrm{DD} \leq 2.0 \mathrm{~V} \\ & \mathrm{R}=10 \mathrm{M} \Omega, 1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 1.2$ | \%FSR |
| Settling time |  | Load conditions:$\mathrm{C}=30 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1} \leq 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1}<4.5 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {ReF } 1}<2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{s}$ |
| Output resistance | Ro | DACSO, $1=55 \mathrm{H}$ |  |  | 8 |  | k $\Omega$ |
| Reference voltage | AVref1 |  |  | 1.8 |  | Vddo | V |
| AVREF1 current | Alref1 | For only 1 channel |  |  |  | 2.5 | mA |

Note Excludes quantization error ( $\pm 0.2 \% \mathrm{FSR}$ ).

Remark FSR: Full-scale range

## Data Retention Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{V}_{\mathrm{DD} 0}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{A} \mathrm{V}_{\mathrm{dD}}=1.8$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss} 0}=\mathrm{V}_{\mathrm{ss} 1}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention voltage | Vddor | STOP mode | 1.8 |  | 5.5 | V |
| Data retention current | Iddor | VDDDR $=5.0 \mathrm{~V} \pm 10 \%$ |  | 10 | 50 | $\mu \mathrm{A}$ |
|  |  | V ${ }_{\text {dDDR }}=2.0 \mathrm{~V} \pm 10 \%$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| Vod rise time | trvo |  | 200 |  |  | $\mu \mathrm{s}$ |
| VDD fall time | tfvo |  | 200 |  |  | $\mu \mathrm{s}$ |
| $V_{D D}$ hold time (from STOP mode setting) | thvo |  | 0 |  |  | ms |
| STOP release signal input time | torel |  | 0 |  |  | ms |
| Oscillation stabilization wait time | twait | Crystal resonator | 30 |  |  | ms |
|  |  | Ceramic resonator | 5 |  |  | ms |
| Low-level input voltage | VIL | RESET, P00/INTP0 to P06/INTP6 | 0 |  | $0.1 \mathrm{~V}_{\text {DODR }}$ | V |
| High-level input voltage | V ${ }_{\text {H }}$ |  | $0.9 V_{\text {dodr }}$ |  | Vdodr | V |

## AC Timing Measurement Points



## Timing Waveform

(1) Read operation

(2) Write operation


## Serial Operation

(1) 3-wire serial I/O mode

(2) UART mode

(3) $I^{2} C$ bus mode ( $\mu$ PD784255Y Subseries only)


## Clock Output Timing



Interrupt Input Timing


## Reset Input Timing



## Clock Timing



Data Retention Characteristics


## ^ 15. PACKAGE DRAWINGS

## 80-PIN PLASTIC QFP (14x14)



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :---: |
| A | $17.20 \pm 0.20$ |
| B | $14.00 \pm 0.20$ |
| C | $14.00 \pm 0.20$ |
| D | $17.20 \pm 0.20$ |
| F | 0.825 |
| G | 0.825 |
| H | $0.32 \pm 0.06$ |
| I | 0.13 |
| J | 0.65 (T.P.) |
| K | $1.60 \pm 0.20$ |
| L | $0.80 \pm 0.20$ |
| M | $0.17_{-0.07}^{+0.03}$ |
| N | 0.10 |
| P | $1.40 \pm 0.10$ |
| Q | $0.125 \pm 0.075$ |
| R | $3\rfloor_{-3}^{+7}{ }^{\text {d }}$ |
| S | 1.70 MAX. |
|  | P80GC-65-8BT-1 |

## 80-PIN PLASTIC TQFP (FINE PITCH) (12x12)



## NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $14.0 \pm 0.2$ |
| B | $12.0 \pm 0.2$ |
| C | $12.0 \pm 0.2$ |
| D | $14.0 \pm 0.2$ |
| F | 1.25 |
| G | 1.25 |
| $H$ | $0.22 \pm 0.05$ |
| I | 0.08 |
| J | $0.5($ T.P. $)$ |
| K | $1.0 \pm 0.2$ |
| L | 0.5 |
| M | $0.145 \pm 0.05$ |
| N | 0.08 |
| P | 1.0 |
| Q | $0.1 \pm 0.05$ |
| $R$ | $\left.3 ل_{-3}^{+4}\right\rfloor$ |
| S | $1.1 \pm 0.1$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |
|  | P80GK-50-9EU-1 |

## 16. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD784225 should be soldered and mounted under the following recommended conditions.
For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

## Caution Soldering conditions for the $\mu$ PD784224GC- $\times x \times-8$ BT, $\mu$ PD784225YGC- $x \times x-8$ BT, and $\mu$ PD784225YGK-

 $X \times \times-9 E U$ are undetermined because these products are under development.
## Table 16-1. Soldering Conditions for Surface Mount Type

(1) $\mu$ PD784225GC- $\times \times \times-8 B T$ : 80-pin plastic QFP $(14 \times 14 \mathrm{~mm})$

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
| :---: | :---: | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 hours) | IR35-00-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ or higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 hours) | VP15-00-2 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) <br> Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 hours) | - |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).
(2) $\mu$ PD784224GK- $\times \times \times-9 E U: 80-$ pin plastic TQFP (fine pitch) $(14 \times 20 \mathrm{~mm})$
$\mu$ PD784225GK- $\times \times \times-9 E U: 80-$ pin plastic TQFP (fine pitch) ( $14 \times 20 \mathrm{~mm}$ )

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or <br> higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, <br> prebake at $125^{\circ} \mathrm{C}$ for 20 hours) | IR35-103-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ or <br> higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note (after that, }}$ <br> prebake at $125^{\circ} \mathrm{C}$ for 20 hours) | VP15-103-2 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | - |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

## Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the $\mu$ PD784225. Also see (5).
(1) Language Processing Software

| RA78K4 | Assembler package common to $78 \mathrm{~K} / \mathrm{IV}$ Series |
| :--- | :--- |
| CC78K4 | C compiler package common to $78 \mathrm{~K} / \mathrm{IV}$ Series |
| DF784225 | Device file common to $\mu$ PD784225, 784225 Y Subseries |
| CC78K4-L | C compiler library source file common to $78 \mathrm{~K} / \mathrm{IV}$ Series |

## (2) Flash Memory Writing Tools

| Flashpro II <br> (Part No.: FL-PR2), <br> Flashpro III <br> (Part No.: FL-PR3, PG-FP3) | Dedicated flash programmer for microcontroller incorporating flash memory |
| :--- | :--- |
| FA-80GC | Adapter for writing 80-pin plastic QFP (GC-8BT type) flash memory. |
| FA-80GK | Adapter for writing 80-pin plastic LQFP (GK-BE9 type) flash memory. |

(3) Debugging Tools

- When IE-78K4-NS in-circuit emulator is used

| IE-78K4-NS | In-circuit emulator common to 78K/IV Series |
| :--- | :--- |
| IE-70000-MC-PS-B | Power supply unit for IE-78K4-NS |
| IE-70000-98-IF-C | Interface adapter used when PC-9800 series PC (except notebook type) is used as host <br> machine (C bus supported) |
| IE-70000-CD-IF-A | PC card and cable when notebook PC is used as host machine (PCMCIA socket supported) |
| IE-70000-PC-IF-C | Interface adapter when using IBM PC/ATTM or compatible as host machine (ISA bus <br> supported) |
| IE-70000-PCI-IF | Interface adapter when using PC that incorporates PCI bus as host machine |
| IE-784225-NS-EM1 | Emulation board to emulate $\mu$ PD784225, 784225Y Subseries |
| NP-100GF | Emulation probe for 100-pin plastic QFP (GF-3BA type) |
| NP-100GC | Emulation probe for 100-pin plastic LQFP (GC-8EU type) |
| EV-9200GF-100 | Socket to be mounted on a target system board made for 100-pin plastic QFP (GF-3BA type) |
| TGC-100SDW | Conversion adapter to connect the NP-100GC and a target system board on which a 100- <br> pin plastic LQFP (GC-8EU type) can be mounted |
| ID78K4-NS | Integrated debugger for IE-78K4-NS |
| SM78K4 | System simulator common to 78K/IV Series |
| DF784225 | Device file common to $\mu$ PD784225, 784225Y Subseries |

- When IE-784000-R in-circuit emulator is used

| IE-784000-R | In-circuit emulator common to 78K/IV Series |
| :--- | :--- |
| IE-70000-98-IF-C | Interface adapter used when PC-9800 series PC (except notebook type) is used as host <br> machine (C bus supported) |
| IE-70000-PC-IF-C | Interface adapter when using IBM PC/AT or compatible as host machine (ISA bus <br> supported) |
| IE-70000-PCI-IF | Interface adapter when using PC that incorporates PCI bus as host machine |
| IE-78000-R-SV3 | Interface adapter and cable used when EWS is used as host machine |
| IE-784225-NS-EM1 <br> IE-784218-R-EM1 | Emulation board to emulate $\mu$ PD784225, 784225Y Subseries |
| IE-784000-R-EM | Emulation board common to 78K/IV Series |
| IE-78K4-R-EX3 | Emulation probe conversion board necessary when using IE-784225-NS-EM1 on IE- <br> $784000-R$. Not necessary when IE-784216-R-EM1 is used. |
| EP-78064GF-R | Emulation probe for 100-pin plastic QFP (GF-3BA type) |
| EP-78064GC-R | Emulation probe for 100-pin plastic LQFP (GC-8EU type) |
| EV-9200GF-100 | Socketto be mounted on a target system board made for 100-pin plastic QFP (GF-3BA type) |
| TGC-100SDW | Conversion adapter to connect the NP-100GC and a target system board on which a 100- <br> pin plastic LQFP (GC-8EU type) can be mounted |
| ID78K4 | Integrated debugger for IE-784000-R |
| SM78K4 | System simulator common to 78K/IV Series |
| DF784225 | Device file common to $\mu$ PD784225, 784225Y Subseries |

## (4) Real-time OS

| RX78K/IV | Real-time OS for 78K/IV Series |
| :--- | :--- |
| MX78K4 | OS for 78K/IV Series |

## (5) Cautions on Using Development Tools

- The ID78K4-NS, ID78K4, and SM78K4 are used in combination with the DF784225.
- The CC78K4 and RX78K/IV are used in combination with the RA78K4 and DF784218.
- The FL-PR2, FL-PR3, FA-100GF, FA-100GC, NP-100GF, and NP-100GC are products made by Naito Densei Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813).
- The TGC-100SDW is a product made by TOKYO ELETECH CORPORATION.

For further information, contact Daimaru Kogyo, Ltd.
Tokyo Electronic Division (TEL: +81-3-3820-7112)
Osaka Electronic Division (TEL: +81-6-6244-6672)

- For third-party development tools, see the 78K/IV Series Selection Guide (U13355E).
- The host machine and OS suitable for each software are as follows:

|  | PC | EWS |
| :---: | :---: | :---: |
|  | PC-9800 series [Windows] IBM PC/AT and compatibles [Japanese/English Windows] | HP9000 series $700^{\text {TM }}$ [HP-UX ${ }^{\text {TM }}$ ] SPARCstation ${ }^{\text {TM }}$ [SunOS ${ }^{\text {TM }}$, Solaris ${ }^{\text {TM }}$ ] NEWS ${ }^{\top M}$ (RISC) [NEWS-OS ${ }^{\top M}$ ] |
| RA78K4 | $\bigcirc^{\text {Note }}$ | $\bigcirc$ |
| CC78K4 | $\bigcirc^{\text {Note }}$ | $\bigcirc$ |
| ID78K4-NS | $\bigcirc$ | - |
| ID78K4 | $\bigcirc$ | $\bigcirc$ |
| SM78K4 | $\bigcirc$ | - |
| RX78K/IV | $\bigcirc^{\text {Note }}$ | $\bigcirc$ |
| MX78K4 | $\bigcirc^{\text {Note }}$ | $\bigcirc$ |

Note DOS-based software

## APPENDIX B. RELATED DOCUMENTS

Documents related to device

| Document Name | Document No. |  |
| :--- | :---: | :---: |
|  | Japanese | English |
| $\mu$ PD784224, 784225, 784224Y, 784225Y Data Sheet | U12376J | This document |
| $\mu$ PD78F4225, 78F4225Y Data Sheet | U12377J | Planned |
| $\mu$ PD784225, 784225Y Subseries User's Manual - Hardware | Planned | Planned |
| $\mu$ PD784225Y Subseries Special Function Register Table | Planned | U10905J |
| $78 K / I V$ Series User's Manual - Instruction | U10594J | U10905E |
| $78 K / I V$ Series Instruction Table | U10595J | - |
| $78 K / I V$ Series Instruction Set | U10095J | - |
| $78 K / I V$ Series Application Note - Software Basics | U10095E |  |

## Documents related to development tools (User's Manuals)

| Document Name |  | Document No. |  |
| :---: | :---: | :---: | :---: |
|  |  | Japanese | English |
| RA78K4 Assembler Package | Operation | U11334J | U11334E |
|  | Language | U11162J | U11162E |
| RA78K Series Structured Assembler Preprocessor |  | U11743J | U11743E |
| CC78K4 C Compiler | Operation | U11572J | U11572E |
|  | Language | U11571J | U11571E |
| IE-78K4-NS |  | U13356J | U13356E |
| IE-784000-R |  | U12903J | U12903E |
| IE-784218-R-EM1 |  | U12155J | U12155E |
| IE-784225-NS-EM1 |  | U13742J | U13742E |
| EP-78064 |  | EEU-934 | EEU-1469 |
| SM78K4 System Simulator - Windows Base | Reference | U10093J | U10093E |
| SM78K Series System Simulator | External component user open interface specification | U10092J | U10092E |
| ID78K4-NS Integrated Debugger - PC Base | Reference | U12796J | U12796E |
| ID78K4 Integrated Debugger - Windows Base | Reference | U10440J | U10440E |
| ID78K4 Integrated Debugger - HP-UX, SunOS, NEWS-OS Base | Reference | U11960J | U11960E |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.

Documents related to embedded software (User's Manual)

| Document Name |  | Document No. |  |
| :--- | :--- | :--- | :---: |
|  |  | Japanese | English |
| 78K/IV Series Real-Time OS | Basics | U10603J | U10603E |
|  | Installation | U10604J | U10604E |
|  | Debugger | U10364J | - |
| 78K/IV Series OS MX78K4 | Basics | U11779J | - |

Other documents

| Document Name | Document No. |  |
| :--- | :--- | :--- |
|  | Japanese |  |
| SEMICONDUCTOR SELECTION GUIDE Products \& Packages (CD-ROM) | X13769X |  |
| Semiconductor Device Mounting Technology Manual | C10535J | C10535E |
| Quality Grades on NEC Semiconductor Device | C11531J | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983J | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic <br> Discharge (ESD) | C11892J | C11892E |
| Semiconductor Device Quality Control/Reliability Handbook | C12769J | MEI-1202 |
| Guide for Products Related to Micro-Computer: Other Companies | U11416J | - |

## Caution The contents of the above related documents are subject to change without notice. Be sure to

 use the latest edition of a document for designing.
## NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Caution This product contains an $\mathrm{I}^{2} \mathrm{C}$ bus interface circuit.
When using the ${ }^{2} \mathrm{C}$ bus interface, notify its use to NEC when ordering custom code. NEC can guarantee the following only when the customer informs NEC of the use of the interface: Purchase of NEC ${ }^{2} \mathrm{C}$ components conveys a license under the Philips ${ }^{2} \mathrm{C}$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

## IEBus is a trademark of NEC Corporation. <br> Windows is a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. <br> PC/AT is a trademark of International Business Machines Corporation. <br> HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. <br> SPARCstation is a trademark of SPARC International, Inc. <br> Solaris and SunOS are trademarks of Sun Microsystems, Inc. <br> NEWS and NEWS-OS are trademarks of Sony Corporation.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

## NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-675899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Rodovia Presidente Dutra, Km 214
07210-902-Guarulhos-SP Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.


[^0]:    $\mu$ PD784967
    -.--------.....
    On-chip FIP controller/driver

